数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10R272LT1 数据表(PDF) 30 Page - STMicroelectronics

部件名 ST10R272LT1
功能描述  16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10R272LT1 数据表(HTML) 30 Page - STMicroelectronics

Back Button ST10R272LT1 Datasheet HTML 26Page - STMicroelectronics ST10R272LT1 Datasheet HTML 27Page - STMicroelectronics ST10R272LT1 Datasheet HTML 28Page - STMicroelectronics ST10R272LT1 Datasheet HTML 29Page - STMicroelectronics ST10R272LT1 Datasheet HTML 30Page - STMicroelectronics ST10R272LT1 Datasheet HTML 31Page - STMicroelectronics ST10R272LT1 Datasheet HTML 32Page - STMicroelectronics ST10R272LT1 Datasheet HTML 33Page - STMicroelectronics ST10R272LT1 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 77 page
background image
30/77
ST10R272L - SERIAL CHANNELS
11
SERIAL CHANNELS
Serial communication with other microcontrollers, processors, terminals or external peripheral
components is provided by two serial interfaces with different functionality, an Asynchronous/
Synchronous Serial Channel (ASC0) and a Synchronous Serial Port (SSP).
ASC0
A dedicated baud rate generator sets up standard baud rates without oscillator tuning. 3
separate interrupt vectors are provided for transmission, reception, and erroneous reception.
In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start
bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism
to distinguish address from data bytes has been included (8-bit data + wake up bit mode).
In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift
clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back
option is available for testing purposes.
A number of optional hardware error detection capabilities have been included to increase the
reliability of data transfers. A parity bit can be generated automatically on transmission, or
checked on reception. Framing error detection recognizes data frames with missing stop bits.
An overrun error is generated if the last character received was not read out of the receive
buffer register at the time the reception of a new character is complete.The table below lists
Figure 9 GPT2 block diagram
2n n=2...9
2n n=2...9
T5EUD
T5IN
CPU Clock
CPU Clock
T6IN
T6EUD
T5
Mode
T6
Mode
GPT2 Timer T5
GPT2 Timer T6
U/D
Interrupt
Request
U/D
GPT2 CAPREL
T60TL
Toggle FF
T6OUT
CAPIN
Reload
Interrupt
Request
Capture
Clear
Interrupt
Request
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com