数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T410 数据表(PDF) 73 Page - STMicroelectronics

部件名 T410
功能描述  8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, WDG
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

T410 数据表(HTML) 73 Page - STMicroelectronics

Back Button T410 Datasheet HTML 69Page - STMicroelectronics T410 Datasheet HTML 70Page - STMicroelectronics T410 Datasheet HTML 71Page - STMicroelectronics T410 Datasheet HTML 72Page - STMicroelectronics T410 Datasheet HTML 73Page - STMicroelectronics T410 Datasheet HTML 74Page - STMicroelectronics T410 Datasheet HTML 75Page - STMicroelectronics T410 Datasheet HTML 76Page - STMicroelectronics T410 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 84 page
background image
ST52T410/ST52T420/E420
73/84
11.7 ESD Pin Protection Strategy
In order to protect an integrated circuit against
Electro-Static Discharge the stress must be
controlled to prevent degradation or destruction of
the circuit elements. Stress generally affects the
circuit elements, which are connected to the pads
but can also affect the internal devices when the
supply pads receive the stress. The elements that
are to be protected must not receive excessive
current, voltage, or heating within their structure.
An ESD network combines the different input and
output protections. This network works by allowing
safe discharge paths for the pins subject to ESD
stress.
Two
critical
ESD
stress
cases
are
presented in Figure 11.8 and Figure 11.9 for
standard pins.
11.7.1 Standard Pin Protection
In order to protect the output structure the following
elements are added:
-A diodetoVDD (3a) and a diode from VSS (3b)
- A protection device between VDD and VSS (4)
In order protect the input structure the following
elements are added:
- A resistor in series with pad (1)
-A diodetoVDD (2a) and a diode from VSS (2b)
- A protection device between VDD and VSS (4)
Figure 11.8 Safe discharge path subjected to ESD stress
Figure 11.9 Negative Stress on a Standard Pad vs. VDD
OU T
(4 )
IN
VD D
VS S
VD D
VS S
(2 a)
(2 b)
(3 a)
(3 b)
(1 )
M ain path
P ath to avoid
Main path
VSS
VDD
OUT
(3b)
(4)
IN
(3a)
(2b)
(1)
VSS
(2a)
VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com