数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE05 数据表(PDF) 110 Page - STMicroelectronics

部件名 ST7LITE05
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE05 数据表(HTML) 110 Page - STMicroelectronics

Back Button ST7LITE05 Datasheet HTML 106Page - STMicroelectronics ST7LITE05 Datasheet HTML 107Page - STMicroelectronics ST7LITE05 Datasheet HTML 108Page - STMicroelectronics ST7LITE05 Datasheet HTML 109Page - STMicroelectronics ST7LITE05 Datasheet HTML 110Page - STMicroelectronics ST7LITE05 Datasheet HTML 111Page - STMicroelectronics ST7LITE05 Datasheet HTML 112Page - STMicroelectronics ST7LITE05 Datasheet HTML 113Page - STMicroelectronics ST7LITE05 Datasheet HTML 114Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 122 page
background image
ST7LITE0, ST7SUPERLITE
110/122
OPTION BYTES (Cont’d)
OPTION BYTE 1
Bit 7 = PLLx4x8
PLL Factor selection.
0: PLLx4
1: PLLx8
Bit 6 = PLLOFF
PLL disable.
0: PLL enabled
1: PLL disabled (by-passed)
Bit 5 = Reserved, must always be 1.
Bit 4 = OSC
RC Oscillator selection
0: RC oscillator on
1: RC oscillator off
Table 20. List of valid option combinations
Note 1: see Clock Management Block diagram in Figure 13
Bit 3:2 = LVD[1:0]
Low voltage detection selection
These option bits enable the LVD block with a se-
lected threshold as shown in Table 21.
Table 21. LVD Threshold Configuration
Bit 1 = WDG SW
Hardware or software watchdog
This option bit selects the watchdog type.
0: Hardware (watchdog always enabled)
1: Software (watchdog to be enabled by software)
Bit 0 = WDG HALT
Watchdog Reset on Halt
This option bit determines if a RESET is generated
when entering HALT mode while the Watchdog is
active.
0: No Reset generation when entering Halt mode
1: Reset generation when entering Halt mode
Operating conditions
Option Bits
VDD range
Clock Source
PLL
Typ fCPU
OSC
PLLOFF
PLLx4x8
2.4V - 3.3V
Internal RC 1%
off
0.7MHz @3V
0
1
x
x4
2.8MHz @3V
0
0
0
x8
-
-
-
-
External clock
off
0-4MHz
1
1
x
x4
4MHz
1
0
0
x8
-
-
-
-
3.3V - 5.5V
Internal RC 1%
off
1MHz @5V
0
1
x
x4
-
-
-
-
x8
8MHz @5V
0
0
1
External clock
off
0-8MHz
1
1
x
x4
-
-
-
-
x8
8 MHz
1
0
1
Configuration
LVD1 LVD0
LVD Off
11
Highest Voltage Threshold (
∼4.1V)
10
Medium Voltage Threshold (
∼3.5V)
01
Lowest Voltage Threshold (
∼2.8V)
00
OPTION BYTE 0
70
OPTION BYTE 1
70
Reserved
SEC1 SEC0
FMP
R
FMP
W
PLL
x4x8
PLL
OFF
OSC LVD1 LVD0
WDG
SW
WDG
HALT
Default
Value
1111
11
00111
01111



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com