ST90R158 datasheet(70/190 Pages) STMICROELECTRONICS

70 / 190 page

70/190

ST90158 - RESET AND CLOCK CONTROL UNIT (RCCU)

CLOCK MANAGEMENT (Cont’d)

6.3.1 PLL Clock Multiplier Programming

The CLOCK1 signal generated by the oscillator

drives a programmable divide-by-two circuit. If the

DIV2 control bit in MODER is set (Reset Condi-

tion), CLOCK2, is equal to CLOCK1 divided by

two; if DIV2 is reset, CLOCK2 is identical to

CLOCK1. Since the input clock to the Clock Multi-

plier circuit requires a 50% duty cycle for correct

PLL operation, the divide by two circuit should be

enabled when a crystal oscillator is used, or when

the external clock generator does not provide a

50% duty cycle. In practice, the divide-by-two is

virtually always used in order to ensure a 50% duty

cycle signal to the PLL multiplier circuit.

When the PLL is active, it multiplies CLOCK2 by 6,

8, 10 or 14, depending on the status of the MX0 -1

bits in PLLCONF. The multiplied clock is then di-

vided by a factor in the range 1 to 7, determined by

the status of the DX0-2 bits; when these bits are

programmed to 111, the PLL is switched off.

Following a RESET phase, programming bits

DX0-2 to a value different from 111 will turn the

PLL on. After allowing a stabilisation period for the

PLL,

setting

the

CSU_CKSEL

bit

the

CLK_FLAG Register selects the multiplier clock.

The maximum frequency allowed for INTCLK is 24

MHz for 5V operation, and 16 MHz for 3V opera-

tion. Care is required, when programming the PLL

multiplier and divider factors, not to exceed the

maximum permissible operating frequency for

INTCLK, according to supply voltage.

The ST9 being a static machine, there is no lower

limit for INTCLK. However, below 1MHz, A/D con-

verter precision (if present) decreases.

6.3.2 CPU Clock Prescaling

The system clock, INTCLK, which may be the out-

put of the PLL clock multiplier, CLOCK2, CLOCK2/

16 or CK_AF, drives a programmable prescaler

which generates the basic time base, CPUCLK,

for the instruction executer of the ST9 CPU core.

This allows the user to slow down program execu-

tion during non processor intensive routines, thus

reducing power dissipation.

The internal peripherals are not affected by the

CPUCLK prescaler and continue to operate at the

full INTCLK frequency. This is particularly useful

when little processing is being done and the pe-

ripherals are doing most of the work.

The prescaler divides the input clock by the value

programmed in the control bits PRS2,1,0 in the

MODER register. If the prescaler value is zero, no

prescaling takes place, thus CPUCLK has the

same period and phase as INTCLK. If the value is

different from 0, the prescaling is equal to the val-

ue plus one, ranging thus from two (PRS2,1,0 = 1)

to eight (PRS2,1,0 = 7).

The clock generated is shown in Figure 33, and it

will be noted that the prescaling of the clock does

not preserve the 50% duty cycle, since the high

level is stretched to replace the missing cycles.

This is analogous to the introduction of wait cycles

for access to external memory. When External

Memory Wait or Bus Request events occur, CPU-

CLK is stretched at the high level for the whole pe-

riod required by the function.

Figure 33. CPU Clock Prescaling

6.3.3 Peripheral Clock

The system clock, INTCLK, which may be the out-

put of the PLL clock multiplier, CLOCK2, CLOCK2/

16 or CK_AF, is also routed to all ST9 on-chip pe-

ripherals and acts as the central timebase for all

timing functions.

INTCLK

CPUCLK

VA00260

000

001

010

011

100

101

110

111

PRS VALUE

ST90R158 数据表(PDF) 70 Page - STMicroelectronics

ST90R158 数据表(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载