| 数据搜索系统,热门电子元器件搜索 |
|
ST90R158 数据表(PDF) 76 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST90R158 数据表(HTML) 76 Page - STMicroelectronics |
|
76 / 190 page ![]() 76/190 ST90158 - RESET AND CLOCK CONTROL UNIT (RCCU) CLOCK CONTROL REGISTERS (Cont’d) PLL CONFIGURATION REGISTER (PLLCONF) R246 - Read/Write Register Page: 55 Reset Value: xx00 x111 Bit 5:4 = MX[1:0]: PLL Multiplication Factor. Refer to Table 13 for multiplier settings. WARNING: After these bits are modified, take care that the PLL lock-in time has elapsed before setting the CSU_CKSEL bit in the CLK_FLAG reg- ister. Bit 2:0 = DX[2:0]: PLL output clock divider factor. Refer to Table 14 for divider settings. Table 13. PLL Multiplication Factors Table 14. Divider Configuration Figure 36. RCCU General Timing 70 - - MX1 MX0 - DX2 DX1 DX0 MX1 MX0 CLOCK2 x 10 14 00 10 11 8 01 6 DX2 DX1 DX0 CK 0 0 0 PLL CLOCK/1 0 0 1 PLL CLOCK/2 0 1 0 PLL CLOCK/3 0 1 1 PLL CLOCK/4 1 0 0 PLL CLOCK/5 1 0 1 PLL CLOCK/6 1 1 0 PLL CLOCK/7 11 1 CLOCK2 (PLL OFF, Reset State) PLL Multiplier CLOCK2 INTCLK Internal Reset clock PLL switched on by user 510 x CLOCK1 PLL Lock-in time Exit from RESET PLL selected by user Boot ROM execution User program execution Reset phase Filtered External Reset <4 µs 20 µs VR02113B External Reset 9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |