| 数据搜索系统,热门电子元器件搜索 |
|
ST90R158 数据表(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST90R158 数据表(HTML) 55 Page - STMicroelectronics |
|
55 / 190 page ![]() 55/190 ST90158 - INTERRUPTS 4.6 EXTERNAL INTERRUPTS The standard ST9 core contains 8 external inter- rupts sources grouped into four pairs. Table 10. External Interrupt Channel Grouping Each source has a trigger control bit TEA0,..TED1 (R242,EITR.0,..,7 Page 0) to select triggering on the rising or falling edge of the external pin. If the Trigger control bit is set to “1”, the corresponding pending bit IPA0,..,IPD1 (R243,EIPR.0,..,7 Page 0) is set on the input pin rising edge, if it is cleared, the pending bit is set on the falling edge of the in- put pin. Each source can be individually masked through the corresponding control bit IMA0,..,IMD1 (EIMR.7,..,0). See Figure 26. The priority level of the external interrupt sources can be programmed among the eight priority lev- els with the control register EIPLR (R245). The pri- ority level of each pair is software defined using the bits PRL2, PRL1. For each pair, the even channel (A0,B0,C0,D0) of the group has the even priority level and the odd channel (A1,B1,C1,D1) has the odd (lower) priority level. Figure 25. Priority Level Examples n Figure 25 shows an example of priority levels. Figure 26 gives an overview of the External inter- rupt control bits and vectors. – The source of the interrupt channel A0 can be selected between the external pin INT0 (when IA0S = “1”, the reset value) or the On-chip Timer/ Watchdog peripheral (when IA0S = “0”). – The source of the interrupt channel B0 can be selected between the external pin INT2 (when (SPEN,BMS)=(0,0)) or the on-chip SPI peripher- al. – The source of the interrupt channel C0 can be selected between the external pin INT4 (when INTS = “1”) or the on-chip Standard Timer. – The source of the interrupt channel D0 can be selected between the external pin INT6 (when INT_SEL = “0”) or the on-chip RCCU. Warning: When using channels shared by both external interrupts and peripherals, special care must be taken to configure their control registers for both peripherals and interrupts. Table 11. Multiplexed Interrupt Sources External Interrupt Channel INT7 INT6 INTD1 INTD0 INT5 INT4 INTC1 INTC0 INT3 INT2 INTB1 INTB0 INT1 INT0 INTA1 INTA0 Channel Internal Interrupt Source External Interrupt Source INTA0 Timer/Watchdog INT0 1 001 001 PL2 D PL1D PL2 C PL1 C PL2B PL1B PL2A PL1A INT.D1: INT.C1: 001=1 INT.D0: SOURCE PRIORITY PRIORIT Y SOURCE INT.A0: 010=2 INT.A1: 011=3 INT.B1: 101=5 INT.B0: 100=4 INT.C0: 000=0 EIPLR VR000151 0 100=4 101=5 9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |