数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA120D 数据表(PDF) 2 Page - STMicroelectronics

部件名 STA120D
功能描述  DIGITAL AUDIO INTERFACE RECEIVER
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA120D 数据表(HTML) 2 Page - STMicroelectronics

  STA120D Datasheet HTML 1Page - STMicroelectronics STA120D Datasheet HTML 2Page - STMicroelectronics STA120D Datasheet HTML 3Page - STMicroelectronics STA120D Datasheet HTML 4Page - STMicroelectronics STA120D Datasheet HTML 5Page - STMicroelectronics STA120D Datasheet HTML 6Page - STMicroelectronics STA120D Datasheet HTML 7Page - STMicroelectronics STA120D Datasheet HTML 8Page - STMicroelectronics STA120D Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
STA120
2/15
ABSOLUTE MAXIMUM RATINGS
PIN CONNECTIONS (Top view)
Symbol
Parameter
Value
Unit
VD+, VA+
Power Supply Voltage
4
V
VIN
Input Voltage ( excluding pins 9, 10)
-0.3 to VD+ +0.3
V
Tamb
Ambient Operating Temperature (power applied)
-30 to +85
°C
Tstg
Storage Temperature
-40 to 150
°C
PINS DESCRIPTION
N.
Name
Description
Power Supply
7VD+
Positive Digital Power.Positive supply for the digital section. Nominally 3.3V.
8
DGND
Digital Ground.Ground for the digital section.
21
AGND
Analog Ground.Ground for the analog section. AGND should be connected to same ground as
DGND.
22
VA+
Positive Analog Power.Positive supply for the analog section. Nominally 3.3V.
Audio Output Interface
11
FSYNC
Frame Sync.Delineates the serial data and may indicate the particular channel, left or right and
may be an input or output. The format is based on M0, M1, M2 and M3 pins.
12
SCK
Serial Clock.Serial clock for SDATA pin which can be configured (via the M0, M1, M2 and M3
pins) as an input or output and can sample data on the rising or falling edge. As an output, SCK
will generate 32 clocks for every audio sample. As an input, 32 SCK periods per audio sample
must be provided in all normal modes.
17, 18,
23, 24
M2, M3,
M1, M0
Serial Port Mode Selects.Selects the format of Fsync and the sample edge of SCK with respect
to SDATA.
26
SDATA
Serial Data. Audio data serial output pin.
C0/E0
VD+
DGND
RXP
RXN
SCK
FSYNC
CS12/FCK
U
1
3
2
4
5
6
7
8
9
CBL
SEL
M3
MCK
M2
FILT
AGND
VA+
M0
23
22
21
20
19
17
18
16
15
D97AU609A
10
11
12
13
14
28
27
26
25
24
C
Cd/F1
Cc/F0
Cb/E2
Ca/E1
M1
ERF
SDATA
Ce/F2
VERF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com