数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC5464 数据表(PDF) 79 Page - STMicroelectronics

部件名 STLC5464
功能描述  MULTI-HDLCWITH n x 64 SWITCHING MATRIX ASSOCIATED
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC5464 数据表(HTML) 79 Page - STMicroelectronics

Back Button STLC5464 Datasheet HTML 75Page - STMicroelectronics STLC5464 Datasheet HTML 76Page - STMicroelectronics STLC5464 Datasheet HTML 77Page - STMicroelectronics STLC5464 Datasheet HTML 78Page - STMicroelectronics STLC5464 Datasheet HTML 79Page - STMicroelectronics STLC5464 Datasheet HTML 80Page - STMicroelectronics STLC5464 Datasheet HTML 81Page - STMicroelectronics STLC5464 Datasheet HTML 82Page - STMicroelectronics STLC5464 Datasheet HTML 83Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 79 / 83 page
background image
Receiver
Tx
: Tx = 0, Receiver
A4/0
: Rx HDLC Channel 0 to 31
ERF
: Error detected on Received Frame
An error such as CRC not correct, Abort, Overflow has been detected.
EOQ
: End of Queue
The receive DMA Controller has encountered the current receive Descriptor with EOQ at ”1”.
DMA Controller is waiting ”Continue” from microprocessor.
HALT
: The Receive DMA Controller has received HALT or ABORT (on the outside of frame) from the
microprocessor; it is waiting ”Continue” from the microprocessor.
BE
: Buffer Filled
If IBC bit of Receiver Descriptor is at ‘1’, the Receive DMA Controller puts BF at”1” when it has
filled the current buffer with data from the received frame.
CFR
: Correctly Frame Received
A receive frame is ended with a correct CRC. The end of the frame is located in the last descriptor
if several Descriptors.
IX.5 - Receive Command / Indicate Interrupt
IX.5.1 - Receive Command / Indicate Interrupt when TSV = 0
Time Stamping not validated (bit of GCR Register)
bit15
bit8
bit7
bit 0
NS
Nu
Nu
Nu
G0
A2
A1
A0
Nu
Nu
C6
C5
C4
C3
C2
C1
This word is located in the Command/Indicate interrupt queue ; IQSR Register indicates the size of this
interrupt queue located in the external memory.
NS
: New Status.
Before writing the features of event in the external memory the Interrupt Controller reads the
NS bit :
if NS = 0, the Interrupt Controller puts this bit at ‘1’ when it writes the new primitive which has
been received.
if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).
When the microprocessor has read the status word, it puts this bit at ‘0’ to acknowledge the new
status. This location becomes free for the Interrupt Controller.
G0
: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.
G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
A2/0
: COMMAND/INDICATE Channel 0 to 7 being owned by GCI 0 or GCI 1
C6/1
: New Primitive received twice consecutively
IX - EXTERNAL REGISTERS (continued)
STLC5464
79/83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com