数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST6208LD3/OTP 数据表(PDF) 48 Page - STMicroelectronics

部件名 ST6208LD3/OTP
功能描述  8-BIT MCUs WITH A/D CONVERTER, TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST6208LD3/OTP 数据表(HTML) 48 Page - STMicroelectronics

Back Button ST6208LD3/OTP Datasheet HTML 44Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 45Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 46Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 47Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 48Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 49Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 50Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 51Page - STMicroelectronics ST6208LD3/OTP Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 104 page
background image
ST6208C/ST6209C/ST6210C/ST6220C
48/104
8-BIT TIMER (Cont’d)
8.2.4 Functional Description
There are three operating modes, which are se-
lected by the TOUT and DOUT bits (see TSCR
register). These three modes correspond to the
two clocks which can be connected to the 7-bit
prescaler (fINT ÷ 12 or TIMER pin signal), and to
the output mode.
The settings for the different operating modes are
summarized Table 13.
Table 13. Timer Operating Modes
8.2.4.1 Gated Mode
(TOUT = “0”, DOUT = “1”)
In this mode, the prescaler is decremented by the
Timer clock input, but only when the signal on the
TIMER pin is held high (fINT/12 gated by TIMER
pin). See Figure 28 and Figure 29.
This mode is selected by clearing the TOUT bit in
the TSCR register (i.e. as input) and setting the
DOUT bit.
Note: In this mode, if the TIMER pin is multi-
plexed, the corresponding port control bits have to
be set in input with pull-up configuration through
the DDR, OR and DR registers. For more details,
please refer to the I/O Ports section.
Figure 28. fTIMER Clock in Gated Mode
Figure 29. Gated Mode Operation
TOUT DOUT
Timer
Function
Application
00
Event Counter
(input)
External counter clock
source
01
Gated input
(input)
External Pulse length
measurement
10
Output “0”
(output)
Output signal
11
Output “1”
(output)
generation
fPRESCALER
TIMER
fINT/12
fEXT
xx1
1
COUNTER VALUE
TIMER PIN
TIMER CLOCK
VALUE 1
VALUE 2
PULSE LENGTH
xx2
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com