LFSC datasheet(29/237 Pages) LATTICE

29 / 237 page

2-25

Architecture

Lattice Semiconductor

LatticeSC/M Family Data Sheet

Figure 2-26. LatticeSC Banks

Table 2-7. Maximum Number of I/Os Per Bank in LatticeSC Family

The LatticeSC devices contain three types of PURESPEED I/O buffers:

Left and Right Sides (Banks 2, 3, 6 and 7)

These buffers can support LVCMOS standards up to 2.5V. A differential output driver (for LVDS, RSDS, and

HYPT) is provided on all primary PIO pairs (A and B) and differential receivers are available on all pairs. Com-

plimentary drivers are available. Adaptive input logic is available on PIOs A or C.

Top Side (Bank 1)

These buffers can support LVCMOS standards up to 3.3V, including PCI33, PCI-X33 and SSTL-33. Differential

receivers are provided on all PIO pairs but differential drivers for LVDS, RSDS, and HYPT are not available.

Adaptive input logic is not available on this side. Complimentary output drivers are available.

Device

LFSC/M15

LFSC/M25

LFSC/M40

LFSC/M80

LFSC/M115

Bank1

104

136

Bank2

136

Bank3

132

156

Bank4

100

124

184

208

Bank5

100

124

184

208

Bank6

132

156

Bank7

136

Note: Not all the I/Os of the Banks are available in all the packages

VREF1[7]

GND

VCCIO7

VTT7

VREF2[7]

VREF1[6]

GND

VCCIO6

VTT6

VREF2[6]

VREF1[2]

GND

VCCIO2

VTT2

VREF2[2]

VREF1[3]

GND

VCCIO3

VTT[3]

VREF2[3]

Bank 4

SERDES

Bank 5

Bank 1

LFSC 数据表(PDF) 29 Page - Lattice Semiconductor

LFSC 数据表(HTML) 29 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载