33742S datasheet(60/70 Pages) FREESCALE

60 / 70 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33742

TYPICAL APPLICATIONS

POWER-UP AND VDD GOING LOW WITH SLEEP MODE AS DEFAULT LOW POWER MODE IS SELECTED

The first part of Figure 35 is identical to Figure 34. If VDD is pulled below the VDD under-voltage reset (typ 4.6V), say by an

over-current or short-circuit (for instance, short to 4.0V), and if the low power mode previously selected was Sleep mode and if

the BATFAIL flag has been cleared, the 33742 enters in Reset mode for a time period of 100ms. The WDOG pin stays HIGH,

but the high level (VOH) follows VDD level. The RST and INT pins are low. After 100ms the 33742 goes into Sleep mode, and

the VDD and V2 are off.

Figure 35 shows an example wherein VDD is shorted to 4.0V, and after 100ms the 33742 enters Sleep mode.

Figure 35. Under-voltage at VDD. Sleep mode selected.

Figure 36. CAN Bus Standard Termination

Figure 37. CAN Bus Split Termination

VDD

SPI (CS)

RST

INT

Watchdog Refresh

Under-voltage at VDD

SBC in

Reset

mode

& Reset modes

Reset each 350ms

mode

Reset mode

100ms

SBC in Normal Request

SBC in Normal

SBC in Sleep mode

SBC in Reset mode for

100ms, then enter

Sleep mode

CANL (33742)

CANH (33742)

CAN Connector

CANL

CANH

Legend

R5: 60

CL, CH: 220pF

CANL (33742)

CANH (33742)

CAN Connector

CANH

CANL

Legend

R6, R7: 30

CL, CH: 220pF

CS: > 470pF

33742S 数据表(PDF) 60 Page - Freescale Semiconductor, Inc

33742S 数据表(HTML) 60 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载