数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

33742S 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

部件名 33742S
功能描述  System Basis Chip with Enhanced High Speed CAN Transceiver
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

33742S 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Back Button 33742S Datasheet HTML 13Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 14Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 15Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 16Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 17Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 18Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 19Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 20Page - Freescale Semiconductor, Inc 33742S Datasheet HTML 21Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 70 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
17
33742
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 6. Dynamic Electrical Characteristics
Characteristics noted under conditions 4.75V
≤ V2 ≤ 5.25V, 5.5V ≤ VSUP ≤ 18V, and -40°C ≤ TA ≤ 125°C. Typical values noted
reflect the approximate parameter mean at TA = 25°C under nominal conditions, unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
DIGITAL INTERFACE TIMING (SCLK, CS, MOSI, MISO)(29)
SPI Operation Frequency
fREQ
0.25
4.0
MHz
SCLK Clock Period
tPCLK
250
N/A
ns
SCLK Clock High Time
tWSCLKH
125
N/A
ns
SCLK Clock Low Time
tWSCLKL
125
N/A
ns
Falling Edge of CS to Rising Edge of SCLK
tLEAD
100
N/A
ns
Falling Edge of SCLK to Rising Edge of CS
tLAG
100
N/A
ns
MOSI to Falling Edge of SCLK
tSISU
40
N/A
ns
Falling Edge of SCLK to MOSI
tSIH
40
N/A
ns
MISO Rise Time(30)
CL = 220pF
tRSO
25
50
ns
MISO Fall Time(30)
CL = 220pF
tFSO
25
50
ns
Time from Falling or Rising Edges of CS
MISO Low-impedance
MISO High-impedance
tSOEN
tSODIS
50
50
ns
Time from Rising Edge of SCLK to MISO Data Valid
0.2 VDD ≤ MISO ≥ 0.8 VDD, CL = 200pF
tVALID
50
ns
STATE MACHINE TIMING (CS, SCLK, MOSI, MISO, WDOG, INT)
Delay Between CS LOW-to-HIGH Transition (at End of SPI Stop Command)
and Stop mode Activation(31)
tCS-STOP
18
34
μs
Interrupt Low-level Duration
Stop Mode
tINT
7.0
10
13
μs
Internal Oscillator Frequency(32)
fOSC
100
kHz
Notes
29.
See Figure 7, SPI Timing Diagram, page 22.
30.
Not production tested. Guaranteed by design.
31.
Not production tested. Guaranteed by design. Detected by V2 OFF.
32.
fOSC is indirectly measured (1.0ms reset) and trimmed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com