HD404324FS datasheet(18/103 Pages) RENESAS

18 / 103 page

HD404054 Series/HD404094 Series

A block diagram of the interrupt control circuit is shown in figure 8, interrupt priorities and vector

addresses are listed in table 2, and interrupt processing conditions for the 6 interrupt sources are listed in

table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the

interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to

that interrupt source.

The interrupt processing sequence is shown in figure 9 and an interrupt processing flowchart is shown in

figure 10. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The

IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack

during the second and third cycles, and the program jumps to the vector address to execute the instruction

in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the

interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2

Vector Addresses and Interrupt Priorities

Reset/Interrupt

Priority

Vector Address

RESET, STOPC*

—

$0000

INT

$0002

INT

$0004

Timer A

$0006

Not used

$0008

Timer C

$000A

Timer D

$000C

Serial 1

$000E

Note:

* The

STOPC interrupt request is valid only in stop mode.

HD404324FS 数据表(PDF) 18 Page - Renesas Technology Corp

HD404324FS 数据表(HTML) 18 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载