| 数据搜索系统,热门电子元器件搜索 |
|
STV5730 数据表(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV5730 数据表(HTML) 10 Page - STMicroelectronics |
|
10 / 19 page ![]() 1.4.4 - Position Register 11 6 5 0 VERTICAL POSITION HORIZONTAL POSIT ION HORIZONTAL POSITION Any value from 6 to 63 VERTICAL POSITION Any value from 1 to 63 1.4.5 - Mode Register 11 10 9876 543210 M11 M10 M9 M8 M7 M6 M5 M4 M3 M2 M1 M0 M0 : M0 = 0 M0 = 1 : : the BAR pin is disabled the BAR pin has an action on the line PLL M1 : M1 = 0 M1 = 1 : : the missing sync pulses are not detected the missing sync pulses are detected M2 : M2 = 0 M2 = 1 : : the MUTE pin is forced to 0 the MUTE pin delivers the internal MUTE signal M3 : M3 = 0 M3 = 1 : : the MUTE time constant is 8 lines the MUTE time constant is 32 lines M4 : M4 = 0 M4 = 1 : : the sync is not re-inserted the sync is re-inserted for improved text stability M5 : M5 = 0 M5 = 1 : : the gain of pins VIDEO OUT1 & VIDEO OUT2 is 0dB. the gain of pins VIDEO OUT1 & VIDEO OUT2 is 6dB. M6 : M6 = 0 M6 = 1 : : the color encoder is enabled (PAL or NTSC) the color encoder is disabled (B&W or SECAM) M7 : M7 = 0 M7 = 1 : : the VIDEO OUT2 pin outputs the VIDEO IN signal the VIDEO OUT2 pin outputs the composite sync M8 : M8 = 0 M8 = 1 : : the VIDEO OUT2 pin is in high impedance state the VIDEO OUT2 pin is in low impedance state M9 : This Mode bit has to be kept at a low level. M10 : M10 = 0 M10 = 1 : : No delay compensation It enables the delay compensation of the internal sync extractor. M11 : M11 = 0 M11 = 1 : : The mute signal output is synchronized on vertical sync in order to limit its transitions. The mute signal is not synchronized on vertical sync thus accelerating the VIDEO IN presence detection (useful in full page mode). 2 - THE MICROPROCESSOR SERIAL INTERFACE The STV5730 is down loaded by the microprocessor through a three wire serial interface : DATA, CLK, CSN. The CLK and CSN signals are internally ORed in order to validate the transfer when the STV5730 is chip selected only (i.e. CSN = 0). The CSN rising edge validates the internal data transfer. 2.1 - Message Formats (see Figure 2) 16-bit, 8-bit and 0-bit formats are available. The 8-bit and 0-bit message formats may be useful to speed up the STV5730 down loading. 15 12 11 87654 0 0000 BUF[11:8] STRU[7:6] 0 DEPL[4:0] ADDRESS This 16-bit address message loads the serial interface write pointer. This address is incremented after each data message. 15 12 11 0 0001 DATA[11:0] DATA This 16-bit data message writes the data at the location indicated by the write pointer. STV5730 10/19 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |