数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV5730 数据表(PDF) 2 Page - STMicroelectronics

部件名 STV5730
功能描述  MULTISTANDARD ON-SCREEN DISPLAY FOR VCR, PAY-TV, SATELLITE RECEIVER
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV5730 数据表(HTML) 2 Page - STMicroelectronics

  STV5730 Datasheet HTML 1Page - STMicroelectronics STV5730 Datasheet HTML 2Page - STMicroelectronics STV5730 Datasheet HTML 3Page - STMicroelectronics STV5730 Datasheet HTML 4Page - STMicroelectronics STV5730 Datasheet HTML 5Page - STMicroelectronics STV5730 Datasheet HTML 6Page - STMicroelectronics STV5730 Datasheet HTML 7Page - STMicroelectronics STV5730 Datasheet HTML 8Page - STMicroelectronics STV5730 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 19 page
background image
PIN DESCRIPTION
N
o
Name
Type
Description
1
YOUT
Analog Output This pin outputs the luma to allow the user to notch filter it. This pin may be
connected to the YIN input for minimum cost applications.
2
VIDEO IN
Analog Input
This is the CVBS input. An external capacitor is needed for clamp operation.
The STV5730 extracts the sync from this signal when the C7 control bit is set.
3
RES
Analog Pin
it must be tied to an external resistor to control the PLL f0 frequency.
4
FTR
Analog Pin
it must be tied to the line PLL loop filter.
5AVDD
Supply Pin
5V analog supply pin.
6DVDD
Supply Pin
5V digital supply pin.
7
CSYNC
Bidirectional
Pin
This pin inputs the mixed mode composite sync when the C7 control bit is
cleared. It outputs the video in extracted sync when the C7 control bit is set.
8
XTAL IN
Digital Input
This is the 4*fsc quartz input. The quartz may be started or stopped under
control of dedicated serial interface messages. Alternatively, a 4fsc clock can
be input directly. The stop message must not be used in this case.
9
XTAL OUT
Digital Output
This is the 4*fsc quartz output. The quartz may be started or stopped under
control of dedicated serial interface messages.
10
MUTE
Digital Output
This pin indicates if the CVBS input signal is present on VIDEO IN input pin.
It is forced low if the M2 mode bit is cleared.
11
DATA
Digital Input
This is the serial interface data input.
12
CLK
Digital Input
This is the serial interface clock input.
13
CSN
Digital Input
This is the serial interface chip select input.
14
R
Digital Output
This is the Red signal output. It is forced low during the horizontal and vertical
blanking intervals.
15
G
Digital Output
This is the Green signal output. It is forced low during the horizontal and
vertical blanking intervals.
16
B
Digital Output
This is the Blue signal output. It is forced low during the horizontal and vertical
blanking intervals.
17
FB
Digital Output
This is the fast blanking output. It is delivered to control an external R/G/B
switch for R/G/B or TV applications.
18
CO
Digital Output
This is the character activity output. It indicates if a character foreground is
being displayed, and can be used to control its intensity.
19
BAR
Digital Input
This input forces the PLL in free run mode when active. It is enabled if the M0
mode bit is set.
20
DGND
Supply Pin
0V digital ground.
21
AGND
Supply Pin
0V analog ground.
22
LECHAR
Analog Input
This pin determines the character intensity level in external bias mode (ie
when the C10 control bit is set). This level must be defined relative to the
internal black reference. A variable luminance signal may be entered. To be
grounded if not used.
23
LESCREEN
Analog Input
This pin determines the screen intensity level in external bias mode (ie when
the C10 control bit is set). This level must be defined relative to the internal
black reference. A variable luminance signal may be entered. To be grounded
if not used.
24
COUT
Analog Output This pin outputs the full page mode chroma for external filtering (and
attenuation if necessary). This pin may be connected to CIN for minimum cost
applications.
25
CIN
Analog Input
This pin inputs the filtered chroma.
26
VIDEO OUT2 Analog Output If the M7 mode bit is cleared : this pin is a CVBS output that delivers the
VIDEO IN signal. The sync is re-inserted if the M4 mode bit is set. The output
amplitude may be either 0dB or +6dB according to the M5 mode bit.
If the M7 mode bit is set : It outputs the currently active synchronism. The
signal amplitude is controlled by the M5 mode bit.
If the M8 mode bit is cleared : VIDEO OUT2 is in high impedance state.
27
VIDEO OUT1 Analog Output This is a CVBS output. It delivers the VIDEO IN + text in mixed mode and the
CVBS text in full page mode. The output signal amplitude may be either 0dB
or 6dB according to the M5 mode bit. The sync is re inserted if the M4 mode
bit is set.
28
YIN
Analog Input
This pin inputs the notch filtered luma.
STV5730
2/19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com