数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD6417618A 数据表(PDF) 211 Page - Renesas Technology Corp

部件名 HD6417618A
功能描述  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD6417618A 数据表(HTML) 211 Page - Renesas Technology Corp

Back Button HD6417618A Datasheet HTML 207Page - Renesas Technology Corp HD6417618A Datasheet HTML 208Page - Renesas Technology Corp HD6417618A Datasheet HTML 209Page - Renesas Technology Corp HD6417618A Datasheet HTML 210Page - Renesas Technology Corp HD6417618A Datasheet HTML 211Page - Renesas Technology Corp HD6417618A Datasheet HTML 212Page - Renesas Technology Corp HD6417618A Datasheet HTML 213Page - Renesas Technology Corp HD6417618A Datasheet HTML 214Page - Renesas Technology Corp HD6417618A Datasheet HTML 215Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 646 page
background image
Section 7 Bus State Controller (BSC)
Rev. 6.00 Jun. 12, 2007 Page 179 of 610
REJ09B0131-0600
CKIO
A25 to A0
CSn
RD/
WR
RAS
DQMxx
D15 to D0
BS
Tpw
Tp
Trr
A11*
CAS
Note: * Address pin to be connected to pin A10 of SDRAM.
Trc
Trc
Tmw
Hi-Z
Tnop
Trc
Trr
Trc
REF
REF
MRS
PALL
Figure 7.25 Write Timing for SDRAM Mode Register (Based on JEDEC)
7.5.6
Byte-Selection SRAM Interface
The byte-selection SRAM interface is for access to SRAM which has a byte-selection pin (
WEn
(
BEn)). This interface is used to access to SRAM which has 16-bit data pins and upper and lower
byte selection pins, such as UB and LB.
When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the
byte-selection SRAM interface is the same as that for the normal space interface. While in read
access of a byte-selection SRAM interface, the byte-selection signal is output from the
WEn
(
BEn) pin, which is different from that for the normal space interface. The basic access timing is
shown in figure 7.26. In write access, data is written to the memory according to the timing of the
byte-selection pin (
WEn (BEn)). For details, refer to the data sheet for the corresponding memory.
If the BAS bit in CSnWCR is set to 1, the
WEn (BEn) pin and RD/WR pin timings change. The
basic access timing is shown in figure 7.27. In write access, data is written to the memory
according to the timing of the write enable pin (RD/
WR). The data hold timing from RD/WR
negation to data write must be secured by setting bits HW1 to HW0 in CSnWCR. Figure 7.28
shows the access timing when a software wait is specified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com