R5F3650MDFB datasheet(41/829 Pages) RENESAS

41 / 829 page

REJ09B0484-0030 Rev.0.30 Sep 09, 2008

Page 6 of 791

Under development

Preliminary Specification

This is a preliminary specification and is subject to change.

M16C/65 Group

1. Overview

Table 1.5

Specifications (80-Pin Package) (1/2)

Item

Function

Specification

CPU

Central processing unit

M16C/60 core

(multiplier: 16-bit × 16-bit

32-bit,

multiply and accumulate instruction: 16-bit × 16-bit + 32-bit

32-bit)

• Number of basic instructions: 91

• Minimum instruction execution time:

31.25 ns (f(BCLK) = 32 MHz, VCC1 = 3.0 to 5.5 V)

• Operating modes: Single-chip

Memory

ROM, RAM, data flash

See Table 1.7 “Product List”.

Voltage

Detection

Voltage detector

• Power-on reset

• 3 voltage detection points (detection level of voltage detection 0 and 1

selectable)

Clock

Clock generator

• 5 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz),

high-speed on-chip oscillator (40 MHz ± 10%), PLL frequency synthesizer

• Oscillation stop detection: Main clock oscillation stop detection and re-

oscillation detection function

• Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16

• Power save: Wait mode, stop mode

• Real time clock

I/O Ports

Programmable I/O ports

• CMOS I/O ports: 68, selectable pull-up resistor

• N-channel open drain ports: 3

Interrupts

• Interrupt vectors: 70

• External interrupt input: 10 (NMI, INT × 5, key input × 4)

• Interrupt priority levels: 7

Watchdog Timer

15 bits × 1 (with prescaler)

Automatic reset start function selectable

DMA

DMAC

• 4 channels, cycle steal mode

• Trigger sources: 43

• Transfer modes: 2 (single transfer, repeat transfer)

Timer

Timer A

16-bit timer × 5

Timer mode × 5

Event counter mode, one shot timer mode, pulse width modulation (PWM)

mode × 3

Event counter two-phase pulse signal processing (two-phase encoder

input) × 2

Programmable output mode × 1

Timer B

16-bit timer × 6

Timer mode × 6

Event counter mode, pulse period measurement mode, pulse width

measurement mode × 5

Real-time clock

Count: second, minute, hour, day of week

PWM function

8 bits × 2

Remote control signal

receiver

• 2 circuits

• 4 wave pattern matchings (differentiate wave pattern for headers, data 0,

data 1, and special data)

• 6-byte receive buffer (1 circuit)

• Operating frequency of 32 kHz

R5F3650MDFB 数据表(PDF) 41 Page - Renesas Technology Corp

R5F3650MDFB 数据表(HTML) 41 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载