数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 875 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 875 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 871Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 872Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 873Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 874Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 875Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 876Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 877Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 878Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 879Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 875 / 1158 page
background image
Section 17 I
2C Bus Interface 2 (IIC2)
Rev.1.00 Jun. 07, 2006 Page 823 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
7
BBSY
0
R/W
Bus Busy
This bit indicates whether the I
2C bus is occupied or
released and to issue start and stop conditions in
master mode. This bit is set to 1 when the SDA level
changes from high to low under the condition of SCL =
high, assuming that the start condition has been
issued. This bit is cleared to 0 when the SDA level
changes from low to high under the condition of SDA =
high, assuming that the stop condition has been
issued. Follow this procedure also when re-transmitting
a start condition. To issue a start or stop condition, use
the MOV instruction.
6
SCP
1
R/W
Start/Stop Condition Issue
This bit controls the issuance of start or stop condition
in master mode.
To issue a start condition, write 1 to BBSY and 0 to
SCP. A re-transmit start condition is issued in the same
way. To issue a stop condition, write 0 to BBSY and 0
to SCP. This bit is always read as 1. If 1 is written, the
data is not stored.
5
SDAO
1
R
This bit monitors the output level of SDA.
0: When reading, the SDA pin outputs a low level
1: When reading the SDA pin outputs a high level
4
1
R/W
Reserved
The write value should always be 1.
3
SCLO
1
R
This bit monitors the SCL output level.
When reading and SCLO is 1, the SCL pin outputs a
high level. When reading and SCLO is 0, the SCL pin
outputs a low level.
2
1
Reserved
This bit is always read as 0.
1
IICRST
0
R/W
IIC Control Module Reset
This bit reset the IIC control module except the I
2C
registers. If hang-up occurs because of communication
failure during I
2C operation, by setting this bit to 1, the
0
1
Reserved
This bit is always read as 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com