H8SXSLASH1663 datasheet(876/1158 Pages) RENESAS

876 / 1158 page

Section 17 I

2C Bus Interface 2 (IIC2)

Rev.1.00 Jun. 07, 2006 Page 824 of 1102

REJ09B0294-0100

17.3.3

2C Bus Mode Register (ICMR)

ICMR selects MSB first or LSB first, controls the master mode wait and selects the number of

transfer bits.

Bit

Bit Name

Initial Value

R/W



R/W

WAIT

R/W



BCWP

R/W

BC2

R/W

BC1

R/W

BC0

R/W

Bit

Bit Name

Initial

Value

R/W

Description



R/W

Reserved

The write value should always be 0.

WAIT

R/W

Wait Insertion

This bit selects whether to insert a wait after data

transfer except for the acknowledge bit. When this bit is

set to 1, after the falling of the clock for the last data bit,

the low period is extended for two transfer clocks.

When this bit is cleared to 0, data and the acknowledge

bit are transferred consecutively with no waits inserted.

The setting of this bit is invalid in slave mode.



Reserved

These bits are always read as 1.

BCWP

R/W

BC Write Protect

This bit controls the modification of the BC2 to BC0

bits. When modifying, this bit should be cleared to 0

and the MOV instruction should be used.

0: When writing, the values of BC2 to BC0 are set

1: When reading, 1 is always read

When writing, the settings of BC2 to BC0 are invalid.

H8SX/1663 数据表(PDF) 876 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 876 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载