H8SXSLASH1663 datasheet(880/1158 Pages) RENESAS

880 / 1158 page

Section 17 I

2C Bus Interface 2 (IIC2)

Rev.1.00 Jun. 07, 2006 Page 828 of 1102

REJ09B0294-0100

17.3.5

2C Bus Status Register (ICSR)

ICSR confirms the interrupt request flags and status.

Bit

Bit Name

Initial Value

R/W

TDRE

R/W

TEND

R/W

RDRF

R/W

NACKF

R/W

STOP

R/W

AAS

R/W

ADZ

R/W

Bit

Bit Name

Initial

Value

R/W

Description

TDRE

R/W

Transmit Data Register Empty

[Setting condition]

• When data is transferred from ICDRT to ICDRS

and ICDRT becomes empty

[Clearing conditions]

• When 0 is written to this bit after reading TDRE = 1

(When the CPU is used to clear this flag by writing

0 while the corresponding interrupt is enabled, be

sure to read the flag after writing 0 to it.)

• When data is written to ICDRT

TEND

R/W

Transmit End

[Setting condition]

• When the ninth clock of SCL rises while the TDRE

flag is 1

[Clearing conditions]

• When 0 is written to this bit after reading TEND = 1

(When the CPU is used to clear this flag by writing

0 while the corresponding interrupt is enabled, be

sure to read the flag after writing 0 to it.)

• When data is written to ICDRT

H8SX/1663 数据表(PDF) 880 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 880 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载