数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

H8SX/1663 数据表(PDF) 884 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 884 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 880Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 881Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 882Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 883Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 884Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 885Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 886Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 887Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 888Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 884 / 1158 page
background image
Section 17 I
2C Bus Interface 2 (IIC2)
Rev.1.00 Jun. 07, 2006 Page 832 of 1102
REJ09B0294-0100
17.3.7
I
2C Bus Transmit Data Register (ICDRT)
ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects a
space in the I
2C bus shift register, it transfers the transmit data which has been written to ICDRT
to ICDRS and starts transmitting data. If the next data is written to ICDRT during transmitting
data to ICDRS, continuous transmission is possible.
Bit
Bit Name
Initial Value
R/W
7
0
R/W
6
0
R/W
5
0
R/W
4
0
R/W
3
0
R/W
2
0
R/W
1
0
R/W
0
0
R/W
17.3.8
I
2C Bus Receive Data Register (ICDRR)
ICDRR is an 8-bit read-only register that stores the receive data. When one byte of data has been
received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be
received. ICDRR is a receive-only register; therefore, this register cannot be written to by the
CPU.
Bit
Bit Name
Initial Value
R/W
7
0
R
6
0
R
5
0
R
4
0
R
3
0
R
2
0
R
1
0
R
0
0
R
17.3.9
I
2C Bus Shift Register (ICDRS)
ICDRS is an 8-bit write-only register that is used to transmit/receive data. In transmission, data is
transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is
transferred from ICDRS to ICDRR after one by of data is received. This register cannot be read
from the CPU.
Bit
Bit Name
Initial Value
R/W
7
0
W
6
0
W
5
0
W
4
0
W
3
0
W
2
0
W
1
0
W
0
0
W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com