数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 912 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 912 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 908Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 909Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 910Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 911Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 912Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 913Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 914Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 915Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 916Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 912 / 1158 page
background image
Section 18 A/D Converter
Rev.1.00 Jun. 07, 2006 Page 860 of 1102
REJ09B0294-0100
Table 18.3
A/D Conversion Characteristics (Single Mode)
CKS1 = 0
CKS1 = 1
CKS0 = 0
CKS0 = 1
CKS0 = 0
CKS0 = 1
Item
Symbol
Min. Typ. Max.
Min. Typ. Max.
Min. Typ. Max.
Min. Typ. Max.
A/D conversion
start delay time
t
D
18
33
10
17
6
9
4
5
Input sampling time t
SPL
127
63
31
15
A/D conversion
time
t
CONV
515
530
259
266
131
134
67
68
Note:
Values in the table are the number of states.
Table 18.4
A/D Conversion Characteristics (Scan Mode)
CKS1
CKS0
Conversion Time (Number of States)
0
512 (Fixed)
0
1
256 (Fixed)
0
128 (Fixed)
1
1
64 (Fixed)
18.4.4
External Trigger Input Timing
A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to B'11 in
ADCR, an external trigger is input from the
ADTRG0 pin. A/D conversion starts when the ADST
bit in ADCSR is set to 1 on the falling edge of the
ADTRG0 pin. Other operations, in both single
and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure 18.5
shows the timing.
P
φ
ADTRG0
Internal trigger
signal
ADST
A/D conversion
Figure 18.5 External Trigger Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com