数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313VRGDFB 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

部件名 MPC8313VRGDFB
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313VRGDFB 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Back Button MPC8313VRGDFB Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8313VRGDFB Datasheet HTML 13Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
Freescale Semiconductor
9
Electrical Characteristics
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8313E.
Figure 2. Overshoot/Undershoot Voltage for GVDD/NVDD/LVDD
2.1.3
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths.
2.2
Power Sequencing
The MPC8313E does not require the core supply voltage (VDD and VDDC) and IO supply voltages (GVDD,
LVDD, and OVDD) to be applied in any particular order. Note that during power ramp-up, before the power
supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of
time that all input and output pins are actively driven and cause contention and excessive current. In order
to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (VDD
Table 3. Output Drive Capability
Driver Type
Output Impedance (
Ω)
Supply Voltage
Local bus interface utilities signals
42
NVDD = 3.3 V
PCI signals
25
DDR signal
18
GVDD = 2.5 V
DDR2 signal
18
GVDD = 1.8 V
DUART, system control, I2C, JTAG, SPI
42
NVDD = 3.3 V
GPIO signals
42
NVDD = 3.3 V
eTSEC signals
42
LVDDA, LVDDB = 2.5/3.3 V
USB signals
42
LVDDB = 2.5/3.3 V
VSS
VSS – 0.3 V
VSS – 0.7 V
Not to Exceed 10%
G/L/NVDD + 20%
G/L/NVDD
G/L/NVDD + 5%
of tinterface
1
1. Note that tinterface refers to the clock period associated with the bus clock
VIH
VIL
Note:
interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com