数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313ECVRGDDB 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

部件名 MPC8313ECVRGDDB
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313ECVRGDDB 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Back Button MPC8313ECVRGDDB Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 83Page - Freescale Semiconductor, Inc MPC8313ECVRGDDB Datasheet HTML 84Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
80
Freescale Semiconductor
Clocking
As described in Section 20, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset
configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the
primary clock input (SYS_CLK_IN or PCI_SYNC_IN) and the internal coherent system bus clock
(csb_clk). Table 67 shows the expected frequency values for the CSB frequency for select csb_clk to
SYS_CLK_IN/PCI_SYNC_IN ratios.
0011
× 3
0100
× 4
0101
× 5
0110
× 6
0111–1111
Reserved
Table 67. CSB Frequency Options
CFG_CLKIN_DIV
at Reset1
1 CFG_CLKIN_DIV select the ratio between SYS_CLK_IN and PCI_SYNC_OUT.
SPMF
csb_clk :Input
Clock Ratio2
2 SYS_CLK_IN is the input clock in host mode; PCI_CLK is the input clock in agent mode.
Input Clock Frequency (MHz)2
24
25
33.33
66.67
csb_clk Frequency (MHz)
High
0010
2:1
133
High
0011
3:1
100
High
0100
4:1
100
133
High
0101
5:1
120
125
167
High
0110
6:1
144
150
Low
0010
2:1
133
Low
0011
3:1
100
Low
0100
4:11
100
133
Low
0101
5:1
120
125
167
Low
0110
6:1
144
150
Table 66. System PLL Multiplication Factors (continued)
RCWL[SPMF]
System PLL
Multiplication Factor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com