数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS5366 数据表(PDF) 16 Page - Cirrus Logic

部件名 CS5366
功能描述  114 dB, 192 kHz, 6-Channel A/D Converter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5366 数据表(HTML) 16 Page - Cirrus Logic

Back Button CS5366 Datasheet HTML 12Page - Cirrus Logic CS5366 Datasheet HTML 13Page - Cirrus Logic CS5366 Datasheet HTML 14Page - Cirrus Logic CS5366 Datasheet HTML 15Page - Cirrus Logic CS5366 Datasheet HTML 16Page - Cirrus Logic CS5366 Datasheet HTML 17Page - Cirrus Logic CS5366 Datasheet HTML 18Page - Cirrus Logic CS5366 Datasheet HTML 19Page - Cirrus Logic CS5366 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 41 page
background image
16
DS626F3
CS5366
SERIAL AUDIO INTERFACE - TDM TIMING
The serial audio port is a three-pin interface consisting of SCLK, LRCK and SDOUT.
Logic "0" = GND = 0 V; Logic "1" = VLS; CL = 20 pF, timing threshold is 50% of VLS.
Notes:
1.
TDM Quad-Speed Mode only specified to operate correctly at VLS
≥ 3.14 V.
2.
Duty cycle of generated SCLK depends on duty cycle of received MCLK as specified under “System
Clocking” on page 10.
3.
CLKMODE functionality described in Section 4.6.3
"Master Mode Clock Dividers" on page 24.
4.
In Slave Mode, the SCLK/LRCK ratio can be set according to preference; chip performance is guaran-
teed only when using the ratios in Section 4.7 Master and Slave Clock Frequencies on page 25.
Figure 4. TDM Timing
Parameter
Symbol
Min
Typ
Max
Unit
Sample Rates
Single-Speed Mode
Double-Speed Mode
Quad-Speed Mode1
-
-
-
2
54
108
-
-
-
54
108
216
kHz
kHz
kHz
Master Mode
SCLK Frequency
SCLK Period
1/(256*216 kHz)
SCLK Duty Cycle (Note 2)
(CLKMODE = 0)(Note 3)
(CLKMODE = 1)(Note 3)
tPERIOD
tHIGH1
tHIGH1
256*Fs
18
40
28
-
-
50
33
256*Fs
-
60
38
Hz
ns
%
%
FS setup
before SCLK rising (Single-Speed Mode)
FS setup
before SCLK rising (Double-Speed Mode)
FS setup
before SCLK rising (Quad-Speed Mode)
FS width
in SCLK cycles
tSETUP1
tSETUP1
tSETUP1
tHIGH2
20
18
5
128
-
-
-
-
-
-
-
128
ns
ns
ns
-
SDOUT setup
before SCLK rising
SDOUT hold
after SCLK rising
tSETUP2
tHOLD2
5
5
-
-
-
-
ns
ns
Slave Mode
SCLK Frequency (Note 4)
SCLK Period
1/(256*216 kHz)
SCLK Duty Cycle
tPERIOD
tHIGH1
-
18
28
256*Fs
-
-
-
-
65
Hz
ns
%
FS setup
before SCLK rising (Single-Speed Mode)
FS setup
before SCLK rising (Double-Speed Mode)
FS setup
before SCLK rising (Quad-Speed Mode)
FS width
in SCLK cycles
tSETUP1
tSETUP1
tSETUP1
tHIGH2
20
20
10
1
-
-
-
-
-
-
-
244
ns
ns
ns
-
SDOUT setup
before SCLK rising
SDOUT hold
after SCLK rising
tSETUP2
tHOLD2
5
5
-
-
-
-
ns
ns
FS
SDOUT
SCLK
data
data
t
HOLD2
t
SETUP2
t
SETUP1
new frame
data
t
PERIOD
t
HIGH1
t
HIGH2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com