数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5131A-RDTIL 数据表(PDF) 66 Page - ATMEL Corporation

部件名 AT89C5131A-RDTIL
功能描述  8-bit Flash Microcontroller with Full Speed USB Device
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5131A-RDTIL 数据表(HTML) 66 Page - ATMEL Corporation

Back Button AT89C5131A-RDTIL Datasheet HTML 62Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 63Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 64Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 65Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 66Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 67Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 68Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 69Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 70Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 186 page
background image
66
AT89C5131A-L
4338F–USB–08/07
Serial I/O Port
The serial I/O port in the AT89C5131A-L is compatible with the serial I/O port in the
80C52.
It provides both synchronous and asynchronous communication modes. It operates as
an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex
modes (modes 1, 2 and 3). Asynchronous transmission and reception can occur simul-
taneously and at different baud rates.
Serial I/O port includes the following enhancements:
Framing error detection
Automatic address recognition
Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2
and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON regis-
ter (see Figure 34).
Figure 34. Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register (See Table 56) bit is set.
Software may examine FE bit after each reception to check for data errors. Once set,
only software or a reset can clear FE bit. Subsequently received frames with valid stop
bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the
last data bit (See Figure 35 and Figure 36).
Figure 35. UART Timings in Mode 1
RI
TI
RB8
TB8
REN
SM2
SM1
SM0/FE
IDL
PD
GF0
GF1
POF
-
SMOD0
SMOD1
To UART Framing Error Control
SM0 to UART Mode Control (SMOD0 = 0)
Set FE Bit if Stop Bit is 0 (framing error) (SMOD0 = 1)
SCON (98h)
PCON (87h)
Data Byte
RI
SMOD0 = X
Stop
Bit
Start
Bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0 = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com