数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CMS4A16LAH 数据表(PDF) 39 Page - FIDELIX

部件名 CMS4A16LAH
功能描述  128M(8Mx16) Low Power SDRAM
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FIDELIX [FIDELIX]
网页  http://www.fidelix.co.kr
标志 FIDELIX - FIDELIX

CMS4A16LAH 数据表(HTML) 39 Page - FIDELIX

Back Button CMS4A16LAH Datasheet HTML 35Page - FIDELIX CMS4A16LAH Datasheet HTML 36Page - FIDELIX CMS4A16LAH Datasheet HTML 37Page - FIDELIX CMS4A16LAH Datasheet HTML 38Page - FIDELIX CMS4A16LAH Datasheet HTML 39Page - FIDELIX CMS4A16LAH Datasheet HTML 40Page - FIDELIX CMS4A16LAH Datasheet HTML 41Page - FIDELIX CMS4A16LAH Datasheet HTML 42Page - FIDELIX CMS4A16LAH Datasheet HTML 43Page - FIDELIX Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 46 page
background image
Rev. 0.4, Nov. ‘06
CMS4A16LAx–75xx
39
Concurrent Auto Precharge
If an access command with Auto Precharge is being executed ;
an access command (either a Read or Write ) is not allowed by
SDRAM’s. If this feature is allowed then the SDRAM supports
C o nc urre n t A u t o Pr ec h a r g e. Fid e lix SDRAMs
support Concurrent Auto Precharge.
Four cases where Concurrent Auto Precharge occurs are de-
fined below.
Read With Auto Precharge
1. Interrupted by a Read(with or without auto precharge): A
read to bank m will interrupt a Read on bank n, CAS latency
later. The precharge to bank n will begin when the Read to
bank m is registered. (Figure 25. )
2. Interrupted by a Write(with or without auto precharge): A
Write to bank m will interrupt a Read on bank n when registered.
DQM should be used two clocks prior to the Write command to
prevent bus contention. The Precharge to bank n will begin
when the write to bank m is registered. (Figure 26. )
Write with Auto Precharge
3. Interrupted by a Read(with or without auto precharge): A
Read to bank m will interrupt a Write on bank n when regis-
tered , with the data-out appearing CAS latency later. The Pre-
charge to bank n will begin after tWR is met, where tWR begins
when the Read to bank m is registered. The last valid Write to
bank n will be data-in registered one clock prior to the Read to
bank m.(Figure 27. )
4. Interrupted by a Write ( with or without auto Precharge): A
Write to bank m will interrupt a Write on bank n when registered.
The Precharge to bank n will begin after tWR is met ,where tWR
begins when the Write to bank m is registered. The latest valid
data Write to bank n will be data registered one clock prior to a
Write to bank m.( Figure 28. )
Figure 24. Clock Suspend During Read Burst - Burst of 4 (CAS latency =2)
T0
T1
T2
T3
T4
CLK
Command
Address
Read
NOP
DQ
CKE
T5
NOP
Internal
CLK
Bank
Col n
Dout
n+1
Dout
n+2
T6
NOP
Dout
n+3
Dout
n
NOP
NOP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com