数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CMS4A16LAH 数据表(PDF) 3 Page - FIDELIX

部件名 CMS4A16LAH
功能描述  128M(8Mx16) Low Power SDRAM
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FIDELIX [FIDELIX]
网页  http://www.fidelix.co.kr
标志 FIDELIX - FIDELIX

CMS4A16LAH 数据表(HTML) 3 Page - FIDELIX

  CMS4A16LAH Datasheet HTML 1Page - FIDELIX CMS4A16LAH Datasheet HTML 2Page - FIDELIX CMS4A16LAH Datasheet HTML 3Page - FIDELIX CMS4A16LAH Datasheet HTML 4Page - FIDELIX CMS4A16LAH Datasheet HTML 5Page - FIDELIX CMS4A16LAH Datasheet HTML 6Page - FIDELIX CMS4A16LAH Datasheet HTML 7Page - FIDELIX CMS4A16LAH Datasheet HTML 8Page - FIDELIX CMS4A16LAH Datasheet HTML 9Page - FIDELIX Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 46 page
background image
Rev. 0.4, Nov. ‘06
CMS4A16LAx–75xx
3
128M(8Mx16) Low Power SDRAM
Features
- Functionality
- Standard SDRAM Functionality
- Programmable burst lengths : 1, 2, 4, 8, or full page
- JEDEC Compatibility
-Low Power Features
- Low voltage power supply : 2.5V
- Auto TCSR(Temperature Compensated Self Refresh)
- Partial Array Self Refresh power-saving mode
- Deep Power Down Mode
- Driver Strength Control
- Operating Temperature Ranges:
- Special (-10℃ to +60℃)
- Commercial (0℃ to +70℃)
- Extended (-25℃ to +85℃)
- Industrial (-40℃ to +85℃)
- LVCMOS Compatible IO Interface
- 54ball FBGA with 0.8mm ball pitch
- CMS4A16LAF : Normal
- CMS4A16LAG : Pb-Free
- CMS4A16LAH : Pb-Free & Halogen Free
Functional Description
The CMS4A16LAF Family is high-performance CMOS Dynamic
RAMs (DRAM) organized as 8M x 16. These devices feature
advanced circuit design to provide low active current and
extremely low standby current.
The device is co mpatible w i th th e JEDEC standar d
LP-SDRAM specifications.
Selection Guide
Column
Decoder
Column
Decoder
Column
Decoder
Bank 0
Row
Addr
Latch/
Decoder
Bank 3
Bank 2
Bank 1
Bank 0
Row
Address
Latch/
Decoder
Bank 0
Memory
Array
8Kx4K
Sense Amp
Row
Address
Mux
Write Drivers
DQM Mask
Data
Output
Register
Column
Address
Latch
Bank
Control
Logic
Refresh
Counter
Address
Register
Data
Input
Register
LDQM -
UDQM
DQ0 -
DQ15
Column
Decoder
Extended
Mode
Register
Mode
Register
Control
Logic
CKE
CLK
/CS
/WE
/CAS
/RAS
A0-A11
BA0-BA1
Logic Block Diagram
20ns
20ns
7ns
100MHz
18ns
18ns
6ns
133MHz
1.70-VDD
2.3-3.3V
CMS4A16LAx-75xx
t
RCD
CL=2
Access Time(t
AC)
CL=3
V
DDQ
V
DD
t
RP
Frequency
Voltage
Device



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com