数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5521 数据表(PDF) 11 Page - Cirrus Logic

部件名 CS5521
功能描述  16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5521 数据表(HTML) 11 Page - Cirrus Logic

Back Button CS5521 Datasheet HTML 7Page - Cirrus Logic CS5521 Datasheet HTML 8Page - Cirrus Logic CS5521 Datasheet HTML 9Page - Cirrus Logic CS5521 Datasheet HTML 10Page - Cirrus Logic CS5521 Datasheet HTML 11Page - Cirrus Logic CS5521 Datasheet HTML 12Page - Cirrus Logic CS5521 Datasheet HTML 13Page - Cirrus Logic CS5521 Datasheet HTML 14Page - Cirrus Logic CS5521 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 56 page
background image
CS5521/22/23/24/28
DS317F8
11
SWITCHING CHARACTERISTICS (T
A = 25° C; VA+ = 5 V ±5%; VD+ = 3.0 V ±10% or 5 V ±5%;
Levels: Logic 0 = 0 V, Logic 1 = VD+; CL = 50 pF.))
Notes: 25. Device parameters are specified with a 32.768 kHz clock; however, clocks up to 200 kHz
(CS5522/24/28) or 130 kHz (CS5521/23) can be used for increased throughput.
26. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.
27. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an
external clock source.
28. Applicable when SCLK is continuously running.
Specifications are subject to change without notice.
Parameter
Symbol
Min
Typ
Max
Unit
Master Clock Frequency
(Note 25)
External Clock or Internal Oscillator (CS5522/24/28)
(CS5521/23)
XIN
30
30
32.768
32.768
200
130
kHz
kHz
Master Clock Duty Cycle
40
-
60
%
Rise Times
(Note 26)
Any Digital Input Except SCLK
SCLK
Any Digital Output
trise
-
-
-
-
-
50
1.0
100
-
µs
µs
ns
Fall Times
(Note 26)
Any Digital Input Except SCLK
SCLK
Any Digital Output
tfall
-
-
-
-
-
50
1.0
100
-
µs
µs
ns
Start-up
Oscillator Start-up Time
XTAL = 32.768 kHz
(Note 27)
tost
-500
-
ms
Serial Port Timing
Serial Clock Frequency
SCLK
0
-
2
MHz
SCLK Falling to CS Falling for continuous running SCLK
(Note 28)
t0
100
-
-
ns
Serial Clock
Pulse Width High
Pulse Width Low
t1
t2
250
250
-
-
-
-
ns
ns
SDI Write Timing
CS Enable to Valid Latch Clock
t3
50
-
-
ns
Data Set-up Time prior to SCLK rising
t4
50
-
-
ns
Data Hold Time After SCLK Rising
t5
100
-
-
ns
SCLK Falling Prior to CS Disable
t6
100
-
-
ns
SDO Read Timing
CS to Data Valid
t7
--
150
ns
SCLK Falling to New Data Bit
t8
--
150
ns
CS Rising to SDO Hi-Z
t9
--
150
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com