数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8422 数据表(PDF) 11 Page - Cirrus Logic

部件名 CS8422
功能描述  24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8422 数据表(HTML) 11 Page - Cirrus Logic

Back Button CS8422 Datasheet HTML 7Page - Cirrus Logic CS8422 Datasheet HTML 8Page - Cirrus Logic CS8422 Datasheet HTML 9Page - Cirrus Logic CS8422 Datasheet HTML 10Page - Cirrus Logic CS8422 Datasheet HTML 11Page - Cirrus Logic CS8422 Datasheet HTML 12Page - Cirrus Logic CS8422 Datasheet HTML 13Page - Cirrus Logic CS8422 Datasheet HTML 14Page - Cirrus Logic CS8422 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 82 page
background image
DS692PP2
11
CS8422
1.2
Hardware Mode
Pin Name
Pin #
Pin Description
RXP/RXN[1:0]
1
2
5
6
AES3/SPDIF Input (Input) - Differential receiver inputs carrying AES3 or S/PDIF encoded digital
data. RXP[1:0] comprise the non-inverting inputs of the differential input multiplexer; and RXN[1:0]
comprise the inverting inputs of the input multiplexer. Unused inputs should be tied to AGND.
VA
3
Analog Power (Input) - Analog power supply, nominally +3.3 V. Care should be taken to ensure that
this supply is as noise-free as possible, as noise on this pin will directly affect the jitter performance of
the recovered clock.
AGND
4
Analog Ground (Input) - Ground for the analog circuitry in the chip. AGND and DGND should be
connected to a common ground area under the chip.
SAOF
7
Serial Audio Output Format Select (Input) - Used to select the serial audio output format after
reset. See Table 4 on page 41 for format settings.
MS_SEL
8
Master/Slave Select (Input) - Used to select Master or Slave settings for the input and output serial
audio ports after reset. See Table 5 on page 41 for format settings.
NV/RERR
9
Non-Validity Receiver Error/Receiver Error (Output) - Receiver error indicator. NVERR is output by
default, RERR is selected by a 20 k
Ω resistor to VL.
V/AUDIO
10
Validity Data/AUDIO (Output) - If a 20 k
Ω pull-down is present on this pin, it will output serial Validity
data from the AES3 receiver, clocked by the rising and falling edges of OLRCK2 in master mode. If a
20 k
Ω pull-up is present, the pin will be low when valid linear PCM data is present at the AES3 input.
XTI
11
Crystal/Oscillator In (Input) - Crystal or digital clock input for Master clock. See “SRC Master Clock”
on page 38.
XTO
12
Crystal Out (Output) - Crystal output for Master clock. See “SRC Master Clock” on page 38.
10
9
8
7
6
5
4
3
2
1
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
Top-Down View
32-Pin QFN Package
Thermal Pad
OSCLK2
VA
AGND
SAOF
RXP0
SDOUT2
VL
RXN0
RXP1
RXN1
TX/U
VD_FILT
V_REG
MS_SEL
C
DGND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com