CS8422 datasheet(16/82 Pages) CIRRUS

16 / 82 page

DS692PP2

CS8422

DIGITAL INTERFACE SPECIFICATIONS

AGND = DGND = 0 V; all voltages with respect to 0 V.

Notes:

When a digital signal is sent to the AES RX pins, the pins will draw approximately 730 µA from the digital

signal’s supply from the time reset is de-asserted until the RX_MODE, RX_SEL, and INPUT_TYPE bits

in register 03h are properly configured to allow a digital input signal on the driven pins, see Section 11.3

on page 48.

Maximum sensitivity in accordance with AES3-2003 section 8.3.3. Measured with eye diagram height

at the specified voltage and width of at least 50% of one-half the biphase symbol period.

Parameter

Symbol

Min

Typ

Max

Units

Input Leakage Current (Note 5)

Iin

+32

μA

Input Capacitance

Iin

-8

Digital Interface Receiver - RXP[1:0], RXN[1:0], RX[3:0]

Differential Input Sensitivity, RXP to RXN (Note 6)

200

mVpp

Differential Input Impedance, RXP and RXN to GND

Single-Ended Input Sensitivity, RX pins, Receiver Input Mode 1

(Note 6)

200

mVpp

Single-Ended Input Impedance, RX pins, Receiver Input Mode 1

High-Level Input Voltage, RX pins in Digital mode

VIH

0.55xVA

VA+0.3

Low-Level Input Voltage, RX pins in Digital mode

VIL

-0.3

0.8

Digital I/O

High-Level Output Voltage (IOH = -4 mA)

VOH

.77xVL

-V

Low-Level Output Voltage (IOL = 4 mA)

VOL

0.6

High-Level Input Voltage

VIH

0.65xVL

-V

Low-Level Input Voltage

VIL

0.3xVL

Input Hysteresis

0.2

CS8422 数据表(PDF) 16 Page - Cirrus Logic

CS8422 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载