AD8155ACPZ-R7 datasheet(3/36 Pages) AD

3 / 36 page

AD8155

Rev. 0 | Page 3 of 36

SPECIFICATIONS

VCC = VTTI = VTTO = 1.8 V, DVCC = 3.3 V, VEE = 0 V, RL = 50 Ω, basic configuration1, data rate = 6.5 Gbps, data pattern = PRBS7, ac-

coupled inputs and outputs, differential input swing = 800 mV p-p, TA = 25°C, unless otherwise noted.

Table 1.

Parameter

Conditions

Min

Typ

Max

Unit

DYNAMIC PERFORMANCE

Data Rate/Channel (NRZ)

6.5

Gbps

Deterministic Jitter (No

Channel)

Data rate = 6.5 Gbps, EQ setting = 0

ps p-p

Random Jitter (No Channel)

RMS, data rate = 6.5 Gbps

Residual Deterministic Jitter

with Receive Equalization

Data rate 6.5 Gbps, 20 inch FR4

ps p-p

Data rate 6.5 Gbps, 40 inch FR4

ps p-p

Residual Deterministic Jitter

with Transmit Preemphasis

Data rate 6.5 Gbps, 10 inch FR4

ps p-p

Data rate 6.5 Gbps, 30 inch FR4

ps p-p

Propagation Delay

50% input to 50% output (maximum EQ)

700

Lane-to-Lane Skew

Signal path and switch architecture is balanced

and symmetric (maximum EQ)

Switching Time

50% logic switching to 50% output data

150

Output Rise/Fall Time

20% to 80% (PE = lowest setting)

INPUT CHARACTERISTICS

Differential Input Voltage

Swing

VICM2 = VCC − 0.6 V, VCC = VMIN to VMAX, TA = TMIN to

TMAX,

LOS control register = 0x05

200

2000

mV p-p

diff

Input Voltage Range

Single-ended absolute voltage level, VL minimum

VEE + 0.6

Single-ended absolute voltage level, VH maximum

VCC + 0.3

OUTPUT CHARACTERISTICS

Output Voltage Swing

Differential, PE = 0, default output level, @ dc

590

725

820

mV p-p

diff

Output Voltage Range, Single-

Ended Absolute Voltage Level

TX_HEADROOM = 0, VL minimum

VCC − 1.1

TX_HEADROOM = 0, VH maximum

VCC + 0.6

TX_HEADROOM = 1, VL minimum

VCC − 1.3

TX_HEADROOM = 1, VH maximum

VCC + 0.6

Output Current

Port A/B/C, PE_A/B/C = minimum

Port A/B/C, PE_A/B/C = 6 dB, VOD = 800 mV p-p

TERMINATION CHARACTERISTICS

Resistance

Differential, VCC = VMIN to VMAX, TA = TMIN to TMAX

100

110

LOS CHARACTERISTICS

DC Assert Level

mV p-p

diff

DC Deassert Level

300

mV p-p

diff

LOS to Output Squelch

LOS control = 0, VID = 0 to 50% OP/ON settling,

VCC = 1.8 V

LOS to Output Enable

LOS control = 0, data present to first valid

transition, VCC = 1.8 V

POWER SUPPLY

Operating Range

VCC

VEE = 0 V, TX_HEADROOM = 0

1.6

1.8 to 3.3

3.6

VEE = 0 V, TX_HEADROOM = 1

2.2

3.3

3.6

DVCC

DVCC ≥ VCC, VEE = 0 V

1.6

1.8 to 3.3

3.6

VTTI

1.2

VCC + 0.3

VTTO

1.2

VCC + 0.3

AD8155ACPZ-R7 数据表(PDF) 3 Page - Analog Devices

AD8155ACPZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载

链接网址

AD8155ACPZ-R7 数据表(PDF) 3 Page - Analog Devices

AD8155ACPZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表 下载

链接网址

数据表下载