数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9572ACPZLVD-R7 数据表(PDF) 5 Page - Analog Devices

部件名 AD9572ACPZLVD-R7
功能描述  Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9572ACPZLVD-R7 数据表(HTML) 5 Page - Analog Devices

  AD9572ACPZLVD-R7 Datasheet HTML 1Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 2Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 3Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 4Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 5Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 6Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 7Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 8Page - Analog Devices AD9572ACPZLVD-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
AD9572
Rev. 0 | Page 5 of 20
LVPECL CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 3.
Jitter Integration
Bandwidth (Typ)
100 MHz
33M = Off/On
106.25 MHz
33M = Off/On
125 MHz
33M = Off/On
156.25 MHz
33M = Off/On
Unit
Test Conditions/Comments
12 kHz to 20 MHz
608/564
418/451
444/2200
420/461
fS rms
LVPECL output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
1.875 MHz to
20 MHz
200/277
fS rms
LVPECL output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
637 kHz to 10 MHz
227/232
fS rms
LVPECL output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
200 kHz to 10 MHz
337/378
242/2200
fS rms
LVPECL output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
12 kHz to 35 MHz
523 (off only)
fS rms
LVPECL output frequency combinations
are 1 × 156.25 MHz, 2 × 125 MHz, 2 ×
106.25 MHz
CMOS CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 4.
Jitter Integration Bandwidth
25 MHz
33.3 MHz
Unit
Test Conditions/Comments
12 kHz to 5 MHz
781
417
fS rms
200 kHz to 5 MHz
764
524
fS rms
REFERENCE INPUT
Typical (typ) is given for VS = 3.3 V ± 10%, TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values are given
over full VS and TA (−40°C to +85°C) variation.
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLOCK INPUT (REFCLK)
Input Frequency
25
MHz
Input High Voltage
2.0
V
Input Low Voltage
0.8
V
Input Current
−1.0
+1.0
μA
Input Capacitance
2
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com