数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8L101F2 数据表(PDF) 59 Page - STMicroelectronics

部件名 STM8L101F2
功能描述  8-bit ultralow power microcontroller with up to 8 Kbytes Flash, multifunction timers, comparators, USART, SPI, I2C
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8L101F2 数据表(HTML) 59 Page - STMicroelectronics

Back Button STM8L101F2 Datasheet HTML 55Page - STMicroelectronics STM8L101F2 Datasheet HTML 56Page - STMicroelectronics STM8L101F2 Datasheet HTML 57Page - STMicroelectronics STM8L101F2 Datasheet HTML 58Page - STMicroelectronics STM8L101F2 Datasheet HTML 59Page - STMicroelectronics STM8L101F2 Datasheet HTML 60Page - STMicroelectronics STM8L101F2 Datasheet HTML 61Page - STMicroelectronics STM8L101F2 Datasheet HTML 62Page - STMicroelectronics STM8L101F2 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 77 page
background image
STM8L101xx
Electrical parameters
Doc ID 15275 Rev 7
59/77
Inter IC control interface (I2C)
Subject to general operating conditions for VDD, fMASTER, and TA unless otherwise specified.
The STM8L I2C interface meets the requirements of the Standard I2C communication
protocol described in the following table with the restriction mentioned below:
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (SDA and SCL).
Note:
For speeds around 200 kHz, achieved speed can have
± 5% tolerance
For other speed ranges, achieved speed can have
± 2% tolerance
The above variations depend on the accuracy of the external components used.
Table 32.
I2C characteristics
Symbol
Parameter
Standard mode
I2C
Fast mode I2C(1)
1.
fSCK must be at least 8 MHz to achieve max fast I
2C speed (400 kHz).
Unit
Min(2)
2.
Data based on standard I2C protocol requirement, not tested in production.
Max (2)
Min (2)
Max (2)
tw(SCLL)
SCL clock low time
4.7
-
1.3
-
μs
tw(SCLH)
SCL clock high time
4.0
-
0.6
-
tsu(SDA)
SDA setup time
250
-
100
-
ns
th(SDA)
SDA data hold time
0 (3)
3.
The maximum hold time of the START condition has only to be met if the interface does not stretch the low
period of SCL signal.
-0 (4)
4.
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL).
900 (3)
tr(SDA)
tr(SCL)
SDA and SCL rise time
-
1000
-
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
-
300
-
300
th(STA)
START condition hold time
4.0
-
0.6
-
μs
tsu(STA)
Repeated START condition setup
time
4.7
-
0.6
-
tsu(STO)
STOP condition setup time
4.0
-
0.6
-
μs
tw(STO:STA)
STOP to START condition time (bus
free)
4.7
-
1.3
-
μs
Cb
Capacitive load for each bus line
-
400
-
400
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com