MPC8377EVRALDA datasheet(68/124 Pages) FREESCALE

68 / 124 page

MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Serial ATA (SATA)

Figure 45 shows the SATA reference clock timing waveform.

Figure 45. SATA Reference Clock Timing Waveform

16.2

Transmitter (Tx) Output Characteristics

This section discusses the Gen1i/1.5G and Gen2i/3G transmitter output characteristics for the SATA

interface.

16.2.1

Gen1i/1.5G Transmitter Specifications

Table 54 provides the DC differential transmitter output DC characteristics for the SATA interface at

Gen1i or 1.5 Gbits/s transmission.

SD_REF_CLK/ SD_REF_CLK

cycle to cycle Clock jitter (period

jitter)

Cycle-to-cycle at

ref clock input

tCLK_CJ

—

100

—

SD_REF_CLK/ SD_REF_CLK total

reference clock jitter, phase jitter

(peak-peak)

Peak-to-peak jitter

at ref clock input

tCLK_PJ

–50

—

+50

2, 3

Note:

1 Only 100/125/150 MHz have been tested, othe in between values will not work correctly with the rest of the system.

2 In a frequency band from 150 kHz to 15 MHz at BER of 10-12.

3 Total peak to peak Deterministic Jitter "D

J" should be less than or equal to 50 ps.

Table 54. Gen1i/1.5G Transmitter (Tx) DC Specifications

Parameter

Symbol

Min

Typical

Max

Units

Notes

Tx differential output voltage

VSATA_TXDIFF

400

500

600

mVp-p

Tx differential pair impedance

ZSATA_TXDIFFIM

100

115

—

Note:

1 Terminated by 50 Ω load.

Table 53. SATA Reference Clock Input Requirements (continued)

Parameter

Condition

Symbol

Min

Typical

Max

Unit

Notes

Ref_CLK

MPC8377EVRALDA 数据表(PDF) 68 Page - Freescale Semiconductor, Inc

MPC8377EVRALDA 数据表(HTML) 68 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载