数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8377EVRALDA 数据表(PDF) 75 Page - Freescale Semiconductor, Inc

部件名 MPC8377EVRALDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8377EVRALDA 数据表(HTML) 75 Page - Freescale Semiconductor, Inc

Back Button MPC8377EVRALDA Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8377EVRALDA Datasheet HTML 79Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 124 page
background image
MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
75
SPI
20.2
SPI AC Timing Specifications
Table 69 provides the SPI input and output AC timing specifications.
Figure 48 provides the AC test load for the SPI.
Figure 48. SPI AC Test Load
Figure 49 through Figure 50 represent the AC timing from Table 69. Note that although the specifications
generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge
is the active edge.
Output low voltage
IOL = 8.0 mA
VOL
—0.5
V
Output low voltage
IOL = 3.2 mA
VOL
—0.4
V
Table 69. SPI AC Timing Specifications
Parameter
Symbol1
Min
Max
Unit
SPI outputs—Master mode (internal clock) delay
tNIKHOV
0.5
6
ns
SPI outputs—Slave mode (external clock) delay
tNEKHOV
28
ns
SPI inputs—Master mode (internal clock) input setup time
tNIIVKH
4—
ns
SPI inputs—Master mode (internal clock)input hold time
tNIIXKH
0—
ns
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4—
ns
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2—
ns
Note:
1 The symbols used for timing specifications follow the pattern of t
(first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOV symbolizes the internal
timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
are measured at the pin. The maximum SPICLK input frequency is 66.666 MHz.
Table 68. SPI DC Electrical Characteristics (continued)
Parameter
Condition
Symbol
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com