数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS1530 数据表(PDF) 14 Page - ams AG

部件名 AS1530
功能描述  12-Bit, Single-Supply, Low-Power, 400/300ksps, 8-Channel A/D Converters
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS1530 数据表(HTML) 14 Page - ams AG

Back Button AS1530 Datasheet HTML 10Page - ams AG AS1530 Datasheet HTML 11Page - ams AG AS1530 Datasheet HTML 12Page - ams AG AS1530 Datasheet HTML 13Page - ams AG AS1530 Datasheet HTML 14Page - ams AG AS1530 Datasheet HTML 15Page - ams AG AS1530 Datasheet HTML 16Page - ams AG AS1530 Datasheet HTML 17Page - ams AG AS1530 Datasheet HTML 18Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 29 page
background image
www.austriamicrosystems.com
Revision 1.02
14 - 29
AS1530/AS1531
Data Sheet - Deta iled Description
8 Detailed Description
Analog Input
The equivalent input circuit (Figure 20) shows the input architecture: track/hold circuitry, input multiplexer, input com-
parator, switched-capacitor DAC, and internal reference. A flexible serial interface provides easy connections to vari-
ous microprocessors.
Figure 20. Equivalent Input Circuit
The input tracking circuitry has a 6MHz small-signal bandwidth, thus it is possible to under-sample (digitize high-speed
transient events) and measure periodic signals modulated at frequencies exceeding the AS1530/AS1531 sampling
rate.
Note: To avoid high-frequency signals being aliased into the frequency band of interest, antialias filtering is recom-
mended
Input Protection
Internal protection diodes (which clamp the analog input to VDD1 and GND) allow the channel inputs to swing from
(GND to 0.3V) to (VDD1 + 0.3V) without damaging the devices. However, for accurate conversions near full scale, the
inputs must not exceed VDD1 by more than 50mV or be lower than GND by 50mV.
Note: If the analog input exceeds 50mV beyond the supply voltage, do not allow the input current to exceed 2mA.
Track/Hold
The track/hold stage enters tracking mode on the rising edge of SCLK which clocks in bit MODE of the 8-bit control
byte (see Figure 21 on page 17). The track/hold stage enters hold mode on the falling clock edge after bit PD0 of the 8-
bit control byte has been shifted in.
The time required for the track/hold circuit to acquire an input signal is a function of how quickly the input capacitance
is charged. If the input signal source impedance is high, the acquisition time lengthens. The acquisition time (tACQ) is
the maximum time the device takes to acquire the signal and is also the minimum time needed for the signal to be
acquired.
tACQ is never less than 390ns (AS1530) or 520ns (AS1531), and is calculated by:
tACQ = 9(RS + RIN)18pF
(EQ 1)
Where::
RIN = 800
Ω
RS = the source impedance of the input signal.
Note: Source impedances below 2k
Ω do not significantly affect the AC performance of the devices.
+
+
Comparator
RIN
CSWITCH
11pF
CHOLD
13pF
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
COM
REF
AIN+
CSWITCH
11pF
+
CHOLD
13pF
Sample
Switch
CSWITCH includes all parasitics
Analog Input
Multiplexer
AIN-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com