数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3932 数据表(PDF) 18 Page - ams AG

部件名 AS3932
功能描述  3D Low Frequency Wakeup Receiver
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS3932 数据表(HTML) 18 Page - ams AG

Back Button AS3932 Datasheet HTML 14Page - ams AG AS3932 Datasheet HTML 15Page - ams AG AS3932 Datasheet HTML 16Page - ams AG AS3932 Datasheet HTML 17Page - ams AG AS3932 Datasheet HTML 18Page - ams AG AS3932 Datasheet HTML 19Page - ams AG AS3932 Datasheet HTML 20Page - ams AG AS3932 Datasheet HTML 21Page - ams AG AS3932 Datasheet HTML 22Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 33 page
background image
www.austriamicrosystems.com/AS3932
Revision 1.2
18 - 33
AS3932
Data Sheet - Detailed Description
Figure 15. Reading of Single Register Byte
Figure 16. Send Direct COMMAND byte
8.4 Channel Amplifier and Frequency Detector
Each of the 3 channels consists of a variable gain amplifier, an automatic gain control and a frequency detector. The latter detects the presence
of a carrier. As soon as the carrier is detected the AGC is enabled, the gain of the VGA is reduced and set to the right value and the RSSI can be
displayed.
It is possible to enable/disable individual channels, in case not all three channels are needed. This enables to reduce the current consumption by
1.5 µA (typ.) per channel.
8.4.1 Frequency Detector / AGC
The frequency detection uses the RTC as time base. In case the internal RC oscillator is used as RTC, it must be calibrated, but the calibration
is guaranteed for a 32.768 kHz crystal oscillator only. The frequency detection criteria can be tighter or more relaxed according to the setup
described in R2<1:0>(see Table 13).
Table 13. Tolerance Settings for Wakeup
R2<1>
R2<0>
Tolerance
00
relaxed
0
1
tighter (medium)
1
0
stringent
11
Reserved
CS
SCLK
SDI
0
1
A5
A4
A3
A2
A1
A0
X
X
SCLK rais ing
edge Data is
mov ed f rom
Address
<A5-A0>
CS falling
edge signals
end of READ
Mode
01 pattern
indicat es
READ Mode
D4
D3
D2
D1
D0
D7
D6
X
X
SDO
SCLK raising
edge Dat a is
transfered from
µC
SCLK
f alling edge
Dat a is
sampled
SCLK f alling
edge Dat a is
transf ered to
µC
D5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com