数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8141CFT/V 数据表(PDF) 28 Page - Wolfson Microelectronics plc

部件名 WM8141CFT/V
功能描述  12-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8141CFT/V 数据表(HTML) 28 Page - Wolfson Microelectronics plc

Back Button WM8141CFT/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 31Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 28 / 31 page
background image
WM8141
Production Data
WOLFSON MICROELECTRONICS LTD
PD Rev 3.0 October 2000
28
COLOUR PIXEL-BY-PIXEL
S
E
N
S
O
R
BUFFER
WM8141
INCLUDING
RECOMMENDED
EXTERNAL
COMPONENTS
BUFFER
BUFFER
DATA
CONTROL I/F
CLOCKS
R
G
B
RINP
GINP
BINP
C
R
C
G
C
B
See sensor
datasheet for
details.
SENSOR TIMING
Maximum pixel rate = 1.5Mpixels/second (Mode 5)
Maximum pixel rate = 2Mpixels/second (Mode 1)
SYSTEM
ASIC
Figure 25 Block Diagram of Colour Pixel-By-Pixel Application, AC Coupled
REGISTER
SETTING
NAME
ADDRESS
HEX
BINARY
NOTE
Set-up
register 1
000001
13
0010 0011
EN = 1: Device enabled;
CDS = 1: CDS enabled;
MONO = 0: Colour operation;
SELPD = 0: No selective power down;
PGAFS[1:0] = 10: ADC range optimised for
negative going video;
MODE4 = 0: Not required for colour.
Set-up
register 2
000010
20
0010 0000
MUXOP[1:0] = 00: 12-bit parallel output;
INVOP = 0: Output data not inverted;
VRLCEXT = 0: RLCDAC required to provide
reset level clamp voltage since sensor is
AC coupled;
RLCDACRNG = 1: RLCDAC range is 0V
to VRT;
DEL[1:0] = 00: Default latency
Set-up
register 3
000011
1F
XX01 1111
RLCV[3:0] = 1111: RLCDAC full scale voltage;
CDSREF[1:0] = 01: Default reset sample
position;
CHAN[1:0] = XX: Colour mode so not
required.
Set-up
register 4
000101
00
0000 0000
Line-by-Line mode not used so this register is
not required.
Set-up
register 5
001000
00
0000 0000
Only used if programmable VSMP circuit is
required.
Set-up
register 6
001001
00
0000 0000
All channels enabled.
Table 9
Typical Control Register Settings for Figure 25 (CDS, Negative-Going CCD
Video Signal, MCLK:VSMP = 6:1/8:1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com