数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8721 数据表(PDF) 17 Page - Wolfson Microelectronics plc

部件名 WM8721
功能描述  Internet Audio DAC with Integrated Headphone Driver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8721 数据表(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8721 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 34 page
background image
WM8721
Product Preview
WOLFSON MICROELECTRONICS LTD
PP Rev 1.3 November 2000
17
Right Justified mode is where the LSB is available on the rising edge of BCLK preceding a LRCLK
transition, yet MSB is still transmitted first.
LEFT CHANNEL
RIGHT CHANNEL
DACLRC
BCLK
DACDAT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 14 Right Justified Mode
DSP mode is where the left channel MSB is available on either the 1
st or 2nd rising edge of BCLK
(selectable by LRP) following an LRCLK transition high. Right channel data immediately follows left
channel data.
LEFT CHANNEL
RIGHT CHANNEL
DACLRC
BCLK
DACDAT
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
1 BCLK
Input Word Length (IWL)
Note: Input word length is defined by the IWL register, LRP = 1
1/fs
Figure 15 DSP Mode
In all modes DACLRC must always change on the falling edge of BCLK, refer to Figure 12, Figure
13, Figure 14 and Figure 15.
Operating the digital audio interface in DSP mode allows ease of use for supporting the various
sample rates and word lengths. The only requirement is that all data is transferred within the correct
number of BCLK cycles to suit the chosen word length.
In order for the digital audio interface to offer similar support in the three other modes (Left Justified,
I2S and Right Justified), the DACLRC and BCLK frequencies, continuity and mark-space ratios need
more careful consideration.
In Slave mode, DACLRC inputs are not required to have a 50:50 mark-space ratio. BCLK input need
not be continuous. It is however required that there are sufficient BCLK cycles for each DACLRC
transition to clock the chosen data word length. The non-50:50 requirement on the LRC is of use in
some situations such as with a USB 12MHZ clock. Here simply dividing down a 12MHz clock within
the DSP to generate LRC and BCLK will not generate the appropriate DACLRC since it will no longer
change on the falling edge of BCLK. For example, with 12MHz/32k fs mode there are 375 MCLK per
LRC. In these situations DACLRC can be made non 50:50.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com