数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8563 数据表(PDF) 10 Page - NXP Semiconductors

部件名 PCF8563
功能描述  Real-time clock/calendar
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8563 数据表(HTML) 10 Page - NXP Semiconductors

Back Button PCF8563 Datasheet HTML 6Page - NXP Semiconductors PCF8563 Datasheet HTML 7Page - NXP Semiconductors PCF8563 Datasheet HTML 8Page - NXP Semiconductors PCF8563 Datasheet HTML 9Page - NXP Semiconductors PCF8563 Datasheet HTML 10Page - NXP Semiconductors PCF8563 Datasheet HTML 11Page - NXP Semiconductors PCF8563 Datasheet HTML 12Page - NXP Semiconductors PCF8563 Datasheet HTML 13Page - NXP Semiconductors PCF8563 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
PCF8563_6
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 06 — 21 February 2008
10 of 32
NXP Semiconductors
PCF8563
Real-time clock/calendar
7.6.5 Clock output control register
7.6.6 Countdown timer
The timer register is an 8-bit binary countdown timer. It is enabled and disabled via the
timer control register bit TE. The source clock for the timer is also selected by the timer
control register. Other timer properties such as interrupt generation are controlled via
control_status_2 register.
For accurate read back of the countdown value, the I2C-bus clock (SCL) must be
operating at a frequency of at least twice the selected timer clock.
Table 18.
Day_alarm - Day alarm register (address 0Bh) bit description
Bit
Symbol
Value
Description
7
AE
0
day alarm is enabled
1
day alarm is disabled
6
x
not relevant
5 to 0
ALARM_DAYS[5:0]
01 to 31
the day alarm information, coded in BCD format
Table 19.
Weekday_alarm - Weekday alarm register (address 0Ch) bit description
Bit
Symbol
Value
Description
7
AE
0
weekday alarm is enabled
1
weekday alarm is disabled
6 to 3
x
not relevant
2 to 0
ALARM_
WEEKDAYS[2:0]
0 to 6
the weekday alarm information, coded in BCD
format
Table 20.
CLKOUT_control - CLKOUT control register (address 0Dh) bit description
Bit
Symbol
Value
Description
7
FE
0
the CLKOUT output is inhibited and set to
high-impedance
1
the CLKOUT output is activated
6 to 2
x
not relevant
1 to 0
FD[1:0]
see Table 21
these bits control the frequency output at
pin CLKOUT
Table 21.
FD1 and FD0: CLKOUT frequency selection
FD1
FD0
CLKOUT frequency
0
0
32.768 kHz
0
1
1024 Hz
1
0
32 Hz
11
1 Hz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com