数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8563 数据表(PDF) 11 Page - NXP Semiconductors

部件名 PCF8563
功能描述  Real-time clock/calendar
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8563 数据表(HTML) 11 Page - NXP Semiconductors

Back Button PCF8563 Datasheet HTML 7Page - NXP Semiconductors PCF8563 Datasheet HTML 8Page - NXP Semiconductors PCF8563 Datasheet HTML 9Page - NXP Semiconductors PCF8563 Datasheet HTML 10Page - NXP Semiconductors PCF8563 Datasheet HTML 11Page - NXP Semiconductors PCF8563 Datasheet HTML 12Page - NXP Semiconductors PCF8563 Datasheet HTML 13Page - NXP Semiconductors PCF8563 Datasheet HTML 14Page - NXP Semiconductors PCF8563 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
PCF8563_6
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 06 — 21 February 2008
11 of 32
NXP Semiconductors
PCF8563
Real-time clock/calendar
7.7 EXT_CLK test mode
A Test mode is available which allows for on-board testing. In such a mode it is possible to
set up test conditions and control the operation of the RTC.
The Test mode is entered by setting bit TEST1 in control_status_1 register. Then
pin CLKOUT becomes an input. The Test mode replaces the internal 64 Hz signal with the
signal applied to pin CLKOUT. Every 64 positive edges applied to pin CLKOUT will then
generate an increment of one second.
The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a
minimum period of 1000 ns. The internal 64 Hz clock, now sourced from CLKOUT, is
divided down to 1 Hz by a 26 divide chain called a pre-scaler. The pre-scaler can be set
into a known state by using bit STOP. When bit STOP is set, the pre-scaler is reset to 0
(STOP must be cleared before the pre-scaler can operate again).
From a STOP condition, the first 1 second increment will take place after 32 positive
edges on CLKOUT. Thereafter, every 64 positive edges will cause a one-second
increment.
Remark: Entry into EXT_CLK test mode is not synchronized to the internal 64 Hz clock.
When entering the Test mode, no assumption as to the state of the pre-scaler can be
made.
Table 22.
Timer_control - Timer control register (address 0Eh) bit description
Bit
Symbol
Value
Description
7
TE
0
timer is disabled
1
timer is enabled
6 to 2
x
not relevant
1 to 0
TD[1:0]
see Table 23
timer source clock frequency select; these bits
determine the source clock for the countdown
timer; when not in use, TD[1:0] should be set
to 11 (1
60 Hz) for power saving
Table 23.
TD1 and TD0: Timer frequency selection
TD1
TD0
TIMER Source clock frequency
0
0
4096 Hz
0
1
64 Hz
10
1 Hz
11
1
60 Hz
Table 24.
Timer - Timer value register (address 0Fh) bit description
Bit
Symbol
Value
Description
7 to 0
TIMER
00h to FFh
countdown value = n;
CountdownPeriod
n
SourceClockFrequency
---------------------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com