| 数据搜索系统,热门电子元器件搜索 |
|
ADT7320UCPZ-R2 数据表(PDF) 14 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADT7320UCPZ-R2 数据表(HTML) 14 Page - Analog Devices |
|
14 / 24 page ![]() ADT7320 Preliminary Technical Data Rev. PrA | Page 14 of 24 REGISTERS The ADT7320 contains eight registers: • A status register • A configuration register • Five temperature registers • An ID register The status register, temperature value register, and the ID register are read-only. Table 6. ADT7320 Registers Register Address Description Power-On Default 0x00 Status 0x80 0x01 Configuration 0x00 0x02 Temperature value 0x0000 0x03 ID 0xCX 0x04 TCRIT setpoint 0x4980 (147°C) 0x05 THYST setpoint 0x05 (5°C) 0x06 THIGH setpoint 0x2000 (64°C) 0x07 TLOW setpoint 0x0500 (10°C) STATUS REGISTER This 8-bit read-only register (Register Address 0x00) reflects the status of the overtemperature and undertemperature interrupts that can cause the CT and INT pins to go active. It also reflects the status of a temperature conversion operation. The interrupt flags in this register are reset by a read operation to the status register and/or when the temperature value returns within the temperature limits including hysteresis. The RDY bit is reset after a read from the temperature value register. In one-shot and 1 SPS modes, the RDY bit is reset after a write to the one-shot bits. Table 7. Status Register (Register Address 0x00) Bit(s) Default Value Type Name Description [0:3] 0000 R Unused Reads back 0. [4] 0 R TLOW This bit is set to 1 when the temperature goes below the TLOW temperature limit. This bit clears to 0 when the status register is read and/or when the temperature measured goes back above the limit set in the TLOW + THYST setpoint registers. [5] 0 R THIGH This bit is set to 1 when the temperature goes above the THIGH temperature limit. This bit clears to 0 when the status register is read and/or when the temperature measured goes back below the limit set in the THIGH − THYST setpoint registers. [6] 0 R TCRIT This bit is set to 1 when the temperature goes above the TCRIT temperature limit. This bit clears to 0 when the status register is read and/or when the temperature measured goes back below the limit set in the TCRIT − THYST setpoint registers. [7] 1 R RDY This bit goes low when the temperature conversion result is written into the temperature value register. It is reset to 1 when the temperature value register is read. In one-shot and 1 SPS modes, this bit is reset after a write to the one-shot bits. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |