数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TL16CP754CPMRG4 数据表(PDF) 11 Page - Texas Instruments

部件名 TL16CP754CPMRG4
功能描述  QUAD UARTS WITH 64-BYTE FIFO
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TL16CP754CPMRG4 数据表(HTML) 11 Page - Texas Instruments

Back Button TL16CP754CPMRG4 Datasheet HTML 7Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 8Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 9Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 10Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 11Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 12Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 13Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 14Page - Texas Instruments TL16CP754CPMRG4 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 49 page
background image
UART 1
Parallel to Serial
Serial to Parallel
Xon-1 Word
Xon-2 Word
Xoff-1 Word
Xoff-1 Word
Transmit
FIFO
Serial to Parallel
Parallel to Serial
Xon-1 Word
Xon-2 Word
Xoff-1 Word
Xoff-2 Word
Receive
FIFO
Data
Xoff - Xon - Xoff
Compare
Programmed
Xon- Xoff
Characters
UART 2
TL16CP754C, TL16CM754C, TL16C754C
www.ti.com
SLLS644E – DECEMBER 2007 – REVISED MAY 2010
Figure 4. Software Flow Control Example
Software Flow Control Example
Assumptions: UART1 is transmitting a large text file to UART2. Both UARTs are using software flow control with
single character Xoff (0F) and Xon (0D) tokens. Both have Xoff threshold (TCR [3:0]=F) set to 60 and Xon
threshold (TCR[7:4]=8) set to 32. Both have the interrupt receive threshold (TLR[7:4]=D) set to 52.
UART1 begins transmission and sends 52 characters, at which point UART2 generates an interrupt to its
processor to service the RCV FIFO, but assumes the interrupt latency is fairly long. UART1 continues sending
characters until a total of 60 characters have been sent. At this time UART2 will transmit a 0F to UART1,
informing UART1 to halt transmission. UART1 will likely send the 61st character while UART2 is sending the Xoff
character. Now UART2 is serviced and the processor reads enough data out of the RCV FIFO that the level
drops to 32. UART2 now sends a 0D to UART1, informing UART1 to resume transmission.
Reset
Table 2 summarizes the state of outputs after reset.
Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): TL16CP754C TL16CM754C TL16C754C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com