数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM6513 数据表(PDF) 8 Page - STMicroelectronics

部件名 STM6513
功能描述  Dual push-button Smart ResetTM with dual reset outputs and user-selectable setup delay
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM6513 数据表(HTML) 8 Page - STMicroelectronics

Back Button STM6513 Datasheet HTML 4Page - STMicroelectronics STM6513 Datasheet HTML 5Page - STMicroelectronics STM6513 Datasheet HTML 6Page - STMicroelectronics STM6513 Datasheet HTML 7Page - STMicroelectronics STM6513 Datasheet HTML 8Page - STMicroelectronics STM6513 Datasheet HTML 9Page - STMicroelectronics STM6513 Datasheet HTML 10Page - STMicroelectronics STM6513 Datasheet HTML 11Page - STMicroelectronics STM6513 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
Pin descriptions
STM6513
8/29
Doc ID 16490 Rev 2
3
Pin descriptions
3.1
Power supply (VCC)
This pin is used to provide the power to the Smart Reset device and to monitor the power
supply. A 0.1 µF decoupling ceramic capacitor is recommended to be connected between
VCC and VSS pins.
3.2
Ground (VSS)
This is the ground for the device and all supplies.
3.3
Smart Reset inputs (SR0, SR1)
Push-button Smart Reset inputs. Both inputs need to be held active at the same time for at
least tSRC to activate the reset outputs. When only one Smart Reset input is used, connect
the unused one permanently to VSS.
3.4
User-programmable Smart Reset delay (TSR pin)
Used to allow the user to program the setup time before the push-buttons action is validated
by reset output. Controlled by different voltage levels on the TSR pin: when connected to
ground, tSRC = 2 s; when left open, tSRC = 6 s; when connected to VCC, tSRC = 10 s
(all times are minimum). TSR is a DC-type input, intended to be either permanently
grounded, permanently connected to VCC or permanently left open. If left open, for improved
system glitch immunity it is strongly recommended to connect a 0.1 µF decoupling ceramic
capacitor between the TSR and VSS pins.
3.5
Reset outputs (RST1, RST2)
Reset outputs, RST1 active-high, push-pull type, RST2 active-low, open-drain.
3.6
Adjustable output reset timeout period input pin (TRECADJ)
The output reset timeout period (tREC1) on RST1 is adjustable by connecting an external
capacitor CtREC to the TRECADJ pin. Calculated tREC and CtREC examples are given in
Table 2. Refer also to Table 5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com