M95320 datasheet(22/44 Pages) STMICROELECTRONICS

22 / 44 page

Instructions

M95320, M95320-W, M95320-R

22/44

Doc ID 5711 Rev 12

6.6

Write to Memory Array (WRITE)

As shown in Figure 12, to send this instruction to the device, Chip Select (S) is first driven

low. The bits of the instruction byte, address byte, and at least one data byte are then shifted

in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select (S) high at a byte boundary of the input

data. In the case of Figure 12, this occurs after the eighth bit of the data byte has been

latched in, indicating that the instruction is being used to write a single byte. The self-timed

Write cycle starts from the rising edge of Chip Select (S), and continues for a period tWC (as

specified in Table 18 to Table 20), at the end of which the Write in Progress (WIP) bit is reset

to 0.

If, though, Chip Select (S) continues to be driven low, as shown in Figure 13, the next byte of

input data is shifted in, so that more than a single byte, starting from the given address

towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address

counter are incremented. If the number of data bytes sent to the device exceeds the page

boundary, the internal address counter rolls over to the beginning of the page, and the

previous data there are overwritten with the incoming data. (The page size of these devices

is 32 bytes).

The instruction is not accepted, and is not executed, under the following conditions:

●

if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable

instruction just before)

●

if a write cycle is already in progress

●

if the device has not been deselected, by Chip Select (S) being driven high, at a byte

boundary (after the eighth bit, b0, of the last data byte that has been latched in)

●

if the addressed page is in the region protected by the Block Protect (BP1 and BP0)

bits.

Note:

The self-timed write cycle tW is internally executed as a sequence of two consecutive

events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is

read as “0” and a programmed bit is read as “1”.

Figure 12.

Byte Write (WRITE) sequence

Depending on the memory size, as shown in Table 6, the most significant address bits are Don’t Care.

AI01795D

3456789 10

20 21 22 23 24 25 26 27

14 13

3210

28 29 30

High Impedance

Instruction

16-Bit Address

765432

Data Byte

M95320 数据表(PDF) 22 Page - STMicroelectronics

M95320 数据表(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载