数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTM4627EVPBF 数据表(PDF) 17 Page - Linear Technology

部件名 LTM4627EVPBF
功能描述  15A DC/DC 關Module Regulator
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTM4627EVPBF 数据表(HTML) 17 Page - Linear Technology

Back Button LTM4627EVPBF Datasheet HTML 13Page - Linear Technology LTM4627EVPBF Datasheet HTML 14Page - Linear Technology LTM4627EVPBF Datasheet HTML 15Page - Linear Technology LTM4627EVPBF Datasheet HTML 16Page - Linear Technology LTM4627EVPBF Datasheet HTML 17Page - Linear Technology LTM4627EVPBF Datasheet HTML 18Page - Linear Technology LTM4627EVPBF Datasheet HTML 19Page - Linear Technology LTM4627EVPBF Datasheet HTML 20Page - Linear Technology LTM4627EVPBF Datasheet HTML 21Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 28 page
background image
LTM4627
17
4627f
APPLICATIONS INFORMATION
relative to different junctions of components or die are not
exactly linear with respect to total package power loss. To
reconcile this complication without sacrificing modeling
simplicity—but also, not ignoring practical realities—an
approach has been taken using FEA software modeling
along with laboratory testing in a controlled-environment
chamber to reasonably define and correlate the thermal
resistance values supplied in this data sheet: (1) Initially,
FEA software is used to accurately build the mechanical
geometry of the μModule and the specified PCB with all
of the correct material coefficients along with accurate
power loss source definitions; (2) this model simulates
a software-defined JEDEC environment consistent with
JSED51-9 to predict power loss heat flow and temperature
readings at different interfaces that enable the calculation of
the JEDEC-defined thermal resistance values; (3) the model
and FEA software is used to evaluate the μModule with
heat sink and airflow; (4) having solved for and analyzed
these thermal resistance values and simulated various
operating conditions in the software model, a thorough
laboratory evaluation replicates the simulated conditions
with thermocouples within a controlled-environment
chamber while operating the device at the same power
loss as that which was simulated. An outcome of this
process and due-diligence yields a set of derating curves
provided in other sections of this data sheet. After these
laboratory test have been performed and correlated to the
μModule model, then the
θJBandθBAaresummedtogether
to correlate quite well with the μModule model with no
airflow or heat sinking in a properly define chamber. This
θJB + θBA value is shown in the Pin Configuration section
and should accurately equal the
θJA value because ap-
proximately 100% of power loss flows from the junction
through the board into ambient with no airflow or top
mounted heat sink.
The 1.2V and 3.3V power loss curves in Figures 7 and 8
can be used in coordination with the load current derating
curves in Figures 9 to 16 for calculating an approximate
θJA thermal resistance for the LTM4627 with various heat
sinking and airflow conditions. The power loss curves
are taken at room temperature, and are increased with
multiplicative factors according to the ambient tempera-
ture. These approximate factors are: 1 for 40°C; 1.05 for
50°C; 1.1 for 60°C; 1.15 for 70°C; 1.2 for 80°C; 1.25 for
90°C; 1.3 for 100°C; 1.35 for 110°C and 1.4 for 120°C.
The derating curves are plotted with the output current
starting at 15A and the ambient temperature at 40°C. The
output voltages are 1.2V, and 3.3V. These are chosen to
include the lower and higher output voltage ranges for
correlating the thermal resistance. Thermal models are
derived from several temperature measurements in a con-
trolled temperature chamber along with thermal modeling
analysis. The junction temperatures are monitored while
ambient temperature is increased with and without airflow.
The power loss increase with ambient temperature change
is factored into the derating curves. The junctions are
maintained at 120°C maximum while lowering output
current or power with increasing ambient temperature.
The decreased output current will decrease the inter-
80421 F05
μMODULE DEVICE
JUNCTION-TO-CASE (TOP)
RESISTANCE
JUNCTION-TO-BOARD RESISTANCE
JUNCTION-TO-AMBIENT RESISTANCE (JESD 51-9 DEFINED BOARD)
CASE (TOP)-TO-AMBIENT
RESISTANCE
BOARD-TO-AMBIENT
RESISTANCE
JUNCTION-TO-CASE
(BOTTOM) RESISTANCE
JUNCTION
At
CASE (BOTTOM)-TO-BOARD
RESISTANCE
Figure 6. Graphical Representation of JESD 51-12 Thermal Coefficients



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com