数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLE7239GS 数据表(PDF) 30 Page - Infineon Technologies AG

部件名 TLE7239GS
功能描述  8 Channel High-Side and Low-Side Relay Switch with Limp Home Mode and Cranking
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

TLE7239GS 数据表(HTML) 30 Page - Infineon Technologies AG

Back Button TLE7239GS Datasheet HTML 26Page - Infineon Technologies AG TLE7239GS Datasheet HTML 27Page - Infineon Technologies AG TLE7239GS Datasheet HTML 28Page - Infineon Technologies AG TLE7239GS Datasheet HTML 29Page - Infineon Technologies AG TLE7239GS Datasheet HTML 30Page - Infineon Technologies AG TLE7239GS Datasheet HTML 31Page - Infineon Technologies AG TLE7239GS Datasheet HTML 32Page - Infineon Technologies AG TLE7239GS Datasheet HTML 33Page - Infineon Technologies AG TLE7239GS Datasheet HTML 34Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 37 page
background image
TLE7239GS
Serial Peripheral Interface (SPI)
Data Sheet
30
Rev. 1.0, 2008-10-30
Standard Diagnosis:
9.4
Register Overview
Field
Bits
Type
Description
TER
Transmission Error
0
Previous transmission was successful (modulo 8 clocks
received)
1
Previous transmission failed or first transmission after reset
RB
0
Register Bank
0
CONTR Control Register Bank
1
DIAG Diagnosis Register Bank (read only)
ADDR
6:4
Address
Pointer to register for read and write command
DATA
3:0
Data
Data written to or read from register selected by address ADDR
Field
Bits
Type
Description
AWK
5
Awake, Device active
LH
4
Limp home mode active
Dxy
3, 2, 1, 0
Failure mode alert of channel x and y
Control Register Bank
Name
Addr
3
2
1
0
default1)
1) The default values are set after
V
bb power-on, STB-command and RST-command
All command bits are cleared at the end of transmission, respectively after execution
type
ICR01
000B
INX1
INX0
0H
r/w
ICR23
001B
INX3
INX2
0H
r/w
ICR45
010B
INX5
INX4
0H
r/w
ICR67
011B
INX7
INX6
0H
r/w
DCCR0
100B
DCEN3
DCEN2
DCEN1
DCEN0
0H
r/w
DCCR1
101B
DCEN7
DCEN6
DCEN5
DCEN4
0H
r/w
CMD
110B
WAKE
STB
RST
CPL2)
2) CPL bit needs a valid next SPI communication frame to be cleared
0H
w
unused
111B
–––
0H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com