| 数据搜索系统,热门电子元器件搜索 |
|
MPC8535E 数据表(PDF) 1 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8535E 数据表(HTML) 1 Page - Freescale Semiconductor, Inc |
|
1 / 126 page ![]() Freescale Semiconductor Data Sheet: Technical Data © 2010 Freescale Semiconductor, Inc. All rights reserved. • High-performance, 32-bit e500 core, scaling up to 1.25 GHz, that implements the Power Architecture® technology – 36-bit physical addressing – Double-precision embedded floating point APU using 64-bit operands – Embedded vector and scalar single-precision floating-point APUs using 32- or 64-bit operands – Memory management unit (MMU) • Integrated L1/L2 cache – L1 cache—32-Kbyte data and 32-Kbyte instruction – L2 cache—512-Kbyte (8-way set associative) • DDR2/DDR3 SDRAM memory controller with full ECC support – One 64-bit/32-bit data bus – Up to 250-MHz clock (500-MHz data rate) – Supporting up to 16 Gbytes of main memory – Using ECC, detects and corrects all single-bit errors and detects all double-bit errors and all errors within a nibble – Invoke a level of system power management by asserting MCKE SDRAM signal on-the-fly to put the memory into a low-power sleep mode – Both hardware and software options to support battery-backed main memory • Integrated security engine (SEC) optimized to process all the algorithms associated with IPsec, IKE, SSL/TLS, iSCSI, SRTP, IEEE Std 802.16e™, and 3GPP. – XOR engine for parity checking in RAID storage applications • Enhanced Serial peripheral interfaces (eSPI) – Support boot capability from eSPI • Two enhanced three-speed Ethernet controllers (eTSECs) with SGMII support – Three-speed support (10/100/1000 Mbps) – Two IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z, IEEE 802.3ac, IEEE 802.3ab, and IEEE Std 1588™-compatible controllers – Support for various Ethernet physical interfaces: GMII, TBI, RTBI, RGMII, MII, RGMII, RMII, and SGMII – Support TCP/IP acceleration and QOS features – MAC address recognition and RMON statistics support – Support ARP parsing and generating wake-up events based on the parsing results while in deep sleep mode – Support accepting and storing packets while in deep sleep mode • High-speed interfaces (multiplexed) supporting: – Two PCI Express interfaces – PCI Express 1.0a compatible – One x4/x2/x1 PCI Express interface – Two x2/x1 ports – One SGMII interface –One Serial ATA (SATA) controller supports SATA I and SATA I data rates • PCI 2.2 compatible PCI controller •Two universal serial bus (USB) dual-role controllers comply with USB specification revision 2.0 • 133-MHz, 32-bit, enhanced local bus (eLBC) with memory controller • Enhanced secured digital host controller (eSDHC) used for SD/MMC card interface – Support boot capability from eSDHC • Integrated four-channel DMA controller •Dual I2C and dual universal asynchronous receiver/transmitter (DUART) support • Programmable interrupt controller (PIC) • Power management, low standby power – Support Doze, Nap, Sleep, Jog, and Deep Sleep mode – PMC wake on: LAN activity, USB connection or remote wakeup, GPIO, internal timer, or external interrupt event • System performance monitor • IEEE Std 1149.1™-compatible, JTAG boundary scan • 783-pin FC-PBGA package, 29 mm × 29 mm Document Number: MPC853 5EEC Rev. 3, 11/2010 MPC8535E PowerQUICC III Integrated Processor Hardware Specifications MAPBGA–783 29 mm x 29 mm |
类似零件编号 - MPC8535E |
|
类似说明 - MPC8535E |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |