| 数据搜索系统,热门电子元器件搜索 |
|
CY8C53 数据表(PDF) 22 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CY8C53 数据表(HTML) 22 Page - Cypress Semiconductor |
|
22 / 106 page ![]() PRELIMINARY PSoC® 5: CY8C53 Family Datasheet Document Number: 001-66237 Rev. *A Page 22 of 106 6.2 Power System The power system consists of separate analog, digital, and I/O supply pins, labeled VDDA, VDDD, and Vddiox, respectively. It also includes two internal 1.8 V regulators that provide the digital (VCCD) and analog (VCCA) supplies for the internal core logic. The output pins of the regulators (VCCD and VCCA) and the VDDIO pins must have capacitors connected as shown in Figure 6-4. The two VCCD pins must be shorted together, with as short a trace as possible, and connected to a 1 µF ±10% X5R capacitor. The power system also contains a sleep regulator and a hibernate regulator. Figure 6-4. PSoC Power System Note The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-4. Vssb Vddio0 Vssa Vcca Vdda Digital Regulators Analog Regulator Analog Domain Digital Domain Sleep Regulator Hibernate Regulator I/O Supply I/O Supply I/O Supply I/O Supply . Vddio2 Vddio0 Vddio3 Vddio1 0.1 µF 0.1 µF 0.1 µF 0.1 µF Vddd Vddd 1 µF 1 µF Vdda 0.1 µF 0.1 µF 0.1µF [+] Feedback |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |